Arasan Chip Systems Announces Availability of ONFI 3.2 NAND Flash Controller IP & PHY Solution

Arasan’s NAND Flash Controller IP and NV-DDR2 PHY achieve 533 MB/s enabling high performance storage devices.

May 29, 2014 -- Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total IP Solutions for mobile and storage applications, announces today the availability of ONFI 3.2 NAND Flash Controller IP & PHY, including ONFI 3.2 compatible NV-DDR2 I/O pads, providing 533 MB/s performance.

To meet the ever increasing demand of faster data transfer rates in SSD and mobile storage applications, the ONFI 3.2 specification enables performance of 533 MB/s using an NV-DDR2 interface. This represents a 33% performance boost from ONFI 3.1 with 400 MB/s interface.

Register for the ONFI 3.2 webinars here

Focusing on high performance and high reliability, Arasan’s ONFI 3.2 NAND Flash IP solution comprises of a high performance digital controller IP core, analog PHY, and hardened ONFI 3.2 compatible I/O pads supporting 1.8v and 3.3v operation.  Compliant to the ONFI 3.2 electrical interface, Arasan’s IP core solution, delivered in RTL including synthesizable DLL and PLL, supports NV-DDR2 up to the specification’s full 533 MB/s. The ONFI 3.2 compatible I/O pads support NV-DDR2 operation at 1.8v.  These pads differ from typical high speed DDR I/O pads in that they also support 3.3v I/O operation to enable backward compatibility with ONFI 2.3. The combined Controller IP, analog PHY and the I/O pads shortens time-to-market by reducing SoC designers’ development time otherwise spent on ensuring high speed signal integrity.

Arasan’s ONFI 3.2 NAND controller IP supports SLC, MLC, and TLC NAND Flash up to 1024Gb, synchronous and asynchronous NAND interfaces, page size up to 16KB, BCH ECC engine correcting 32-bit or more errors, and eight chip-selects.  Arasan’s ONFI 3.2 NAND Flash Controller IP interfaces to the system’s AXI, AHB or OCP bus.  Arasan also provides ONFI 3.2 software stack and drivers.


Arasan’s ONFI 3.2 NAND Controller Total Solution, including Controller IP core with DLL & PLL delivered in RTL, ONFI 3.2 I/O pads delivered in GDSII, and the optional ONFI 3.2 PHY with DLL & PLL delivered in GDSII are available now.  For more information:

About Arasan

Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and connectivity applications. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for MIPI, USB, UFS, SD, SDIO, MMC/eMMC, UFS, and many other popular standards. Arasan’s Total IP products serve system architects and chip design teams in mobile, gaming and desktop computing systems that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.

Unlike many other IP providers, Arasan’s Total IP Solution encompasses all aspects of IP development and integration, including analog and digital cores, hardware development kits, protocol analyzers, validation IP and software stacks and drivers and optional architecture consulting and customization services. Based in San Jose, CA, USA, Arasan Chip Systems has a 17 year track record of IP and IP standards development leadership.


Ron Mabry                                                                             
Arasan Chip Systems, Inc.                                                
408-282-1600 x108                                                           
Email Contact

Sam Beal
Arasan Chip Systems, Inc.
408-282-1600 x134
Email Contact 



Review Article Be the first to review this article

Featured Video
SerDes Applications Design Engineer for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Application Engineer Formal Verification for EDA Careers at California or Austin, California
Senior Java Developer/Architect for EDA Careers at Varies, North Carolina
Upcoming Events
Si2 AI/ML Winter Workshop at United States - Jan 29, 2021
virtual DATE 2021 at France - Feb 1 - 5, 2021
SEMI Technology Unites Global Summit at United States - Feb 15 - 19, 2021
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise