KYOCERA Document Solutions Uses Synopsys' Application-Specific Instruction-Set Processor Tool to Accelerate Design of High-Performance Image Processing DSP

Processor Designer Tool Enables KYOCERA Design Team to Reduce Overall Project Schedule by Nine Months

MOUNTAIN VIEW, Calif., Nov. 6, 2014 — (PRNewswire) —  


  • Synopsys' ASIP design tools enable rapid exploration and optimization of processor architectures
  • KYOCERA created a custom high-performance DSP in less than a year, saving an estimated nine months on their project schedule
  • Automated creation of software development kit (SDK) and RTL design reduced engineering effort by about 75 percent compared to traditional manual processes

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced KYOCERA Document Solutions accelerated the design of a high-performance digital signal processor (DSP) for their next-generation multi-function printer using Synopsys' application specific instruction-set processor (ASIP) design tools. By using tools that automate the design and optimization of application-specific processors, KYOCERA was able to develop a custom DSP that delivers the high performance required for complex image-processing functions in less than a year, saving an estimated nine months on their overall project schedule. In addition, unlike fixed hardware, the resulting ASIP provides the programmability and flexibility to meet the needs of multi-function printer image processing functions.

"Synopsys' reputation as an established provider of ASIP development tools and their multi-function printer design wins worldwide were key factors in our decision to use their ASIP design tools," said Michihiro Okada, general manager of the Software 3 R&D Division, Corporate Software Development Division at KYOCERA Document Solutions Inc. "Being able to use a single processor description to design highly efficient RTL as well as the associated software development kit – including an optimizing C compiler – allowed us to focus on optimizing our architecture throughout the entire design process."

Traditionally, each KYOCERA multi-functional printer model required the development of model-specific, fixed hardware system-on-chips (SoCs) to meet unique image processing algorithms and performance specifications. To improve development efficiency and lower total cost of ownership over the life of its next-generation printer products, KYOCERA required a more flexible and higher performance processor design with full programmability. After determining commercially available DSPs would not meet their performance goals, they selected Synopsys' ASIP design tools to develop their own custom processor.

The ASIP solution from Synopsys enabled KYOCERA to use a high-level specification and quickly model multiple processor architectures, profile performance, and tune the architecture for their specific image processing application. Using this single input specification, Synopsys' tool automatically generated the software development kit containing the instruction-set simulator (ISS), assembler, linker, debugger and C compiler, as well as the synthesizable RTL design. This not only enabled early software development and debugging, it also saved KYOCERA an estimated three-quarters of the effort of creating the SDK and RTL design compared to a traditional manual approach. The combination of early SDK availability and automation of architecture exploration and design creation resulted in a significant reduction in KYOCERA's overall project schedule while producing a design optimized for their specific performance.

"By replacing fixed hardware with ASIPs, companies can save significant development effort and achieve their aggressive project schedules," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "KYOCERA's successful custom DSP implementation highlights how Synopsys' ASIP tool technology enables designers to rapidly explore innovative processor architectures to achieve the best mix of programmability and performance, while greatly reducing their hardware and software development costs."


About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare® IP portfolio includes complete interface IP solutions consisting of controller, PHY and next-generation verification IP, analog IP, embedded memories, logic libraries, processor solutions and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and customized IP subsystems for rapid integration of IP into SoCs. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at

Editorial Contacts:
Monica Marmie
Synopsys, Inc.
Email Contact

Stephen Brennan
MCA, Inc.
650-968-8900, ext.114 
Email Contact

SOURCE Synopsys, Inc.

Synopsys, Inc.

Review Article Be the first to review this article

 Advanced Asembly

Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
What’s on Tap from the ESD Alliance? Plenty! Read On …
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Entry Level SOC Verification Engineer for NXP Semiconductors at Austin (Oakhill, Office), Texas
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Test and Measurement System Architect for Xilinx at San Jose, California
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
True Circuits IoT

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise