eInfochips Introduces NVMe Solution Portfolio for Flash-based SSD Storage Products

SUNNYVALE, California, April 30, 2015 — (PRNewswire) —

Introduces Verification IP and Post-silicon Validation Test Suite compliant to NVMe 1.2

eInfochips, a global Product Engineering Services company, has announced the availability of their NVMe Verification IP (VIP) and Post-silicon Validation Test Suite based on the latest available protocol standards (NVMe 1.2) from NVME.ORG body. This will accelerate product design schedules for R&D teams working on the next gen products, while reducing the product and performance risks. The eInfochips NVMe VIP will reduce the verification environment setup effort for ASIC (Application Specific Integrated Circuit) and FPGA (Field Programmable Gate Array) design verification. The eInfochips NVMe Post-Silicon Validation Test Suite will enable test scenarios including, and beyond the ones defined by UNH-IOL (University of New Hampshire Interoperability Lab). The company also offers Design, Verification and System Validation services for NVMe based flash storage products.

     (Logo: http://photos.prnewswire.com/prnh/20131029/648699 )

According to Dr. Ambar Sarkar, Chief Technologist at eInfochips, "NVMe has revolutionized the data I/O and throughput performance of flash based SSD storage products. Our reusable and customizable solutions on NVMe 1.2 are ideal to improve time-to-market with reduced design risk."

NVMe Verification IP and Post Silicon Validation Test Suite 

The eInfochips NVMe Verification IP supports the NVMe 1.2 Specification from NVMe.org. It is developed on SystemVerilog and supports UVM, OVM and VMM methodologies. The NVMe VIP offers exhaustive checkers and functional coverage with a bandwidth calculator per component per direction. It supports the RAL (Register Abstraction Model), while being interoperable with 3rd party VIPs as well. The eInfochips Post-Silicon Validation Test Suite offers test scenarios defined by UNH-IOL for conformance and interoperability. Additionally, it also covers other test scenarios for System-level Validation of the NVMe interface for greater confidence on the product design and performance. It supports Linux OS and Windows OS with an abstraction layer for designers to adopt the environment of their comfort.

eInfochips also offers services in these areas, like VIP integration, VLSI Verification and Post-Silicon System Validation on turnkey as well as consulting engagements. Detailed features, specifications and services can be found on the NVMe Solutions Brochure here.

About eInfochips 

eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.

Visit us at www.einfochips.com, or stay connected on LinkedIn, Facebook, SlideShare, Twitter and YouTube. To request information, contact Email Contact

Media Contact:

Mayank Shukla

US: +1-408-496-1882
IND: +91-79-2656-3705


SOURCE eInfochips

Contact:
eInfochips




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise