Altera Announces New Spectra-Q Engine for Industry-Leading Quartus II Software to Accelerate FPGA and SoC Design

SAN JOSE, Calif., May 11, 2015 — (PRNewswire) —  Altera Corporation (Nasdaq: ALTR) unveiled its Spectra-Q™ engine, a new technology at the heart of the company's proven Quartus® II software, to improve design productivity and time-to-market for next-generation programmable devices. The Spectra-Q engine extends Altera's Quartus II software leadership with new capabilities that deliver unprecedented compile time improvements, versatile and fast-tracked design entry, and drop-in IP integration. Now customers can design and implement at higher levels of abstraction for significantly faster design cycles to meet the next generation of design opportunities. Additional information on the Spectra-Q engine is available on the webpage.

Altera introduces the Spectra-Q engine to increase customer productivity and time-to-market.

"As FPGAs and SoCs deliver dramatically increased capabilities with multi-million logic element devices, support for hundreds of interface protocols, and new hardened functional blocks, the productivity of software design tools must scale at a much faster pace than just logic element counts," said Alex Grbic, senior director of Software and IP Marketing at Altera. "The Spectra-Q engine is a game-changing combination of software technologies that dramatically accelerates the design process by reducing designs iterations, while continuing to deliver the industry's fastest compile times."

The Spectra-Q engine features faster algorithms and allows for incremental design changes without needing to perform a full design compile. The engine also features a hierarchical database that enables users to preserve placement and routing information of IP blocks while making changes in other parts of the design. This helps ensure stable designs, eliminates unnecessary timing closure efforts and reduces compile times. The new engine also includes a common high-level design compiler for better quality of results and tighter integration between the Quartus II software and a variety of different front-end tools.

Introducing BluePrint™ Platform Designer
Built on top of the Spectra-Q engine is an industry-first platform design tool called BluePrint that allows designers to perform architectural exploration and assign interfaces with greater efficiency. The tool reduces design iterations by 10X by allowing designers to explore and create legal IO placements up-front with real-time fitter-checking. The tool also includes a clock and core planning feature that greatly reduces the number of design iterations needed for timing closure.

Versatile and Fast-tracked Design Entry
The new Spectra-Q engine also fast-tracks design entry for software, hardware and DSP designers alike. With multiple versatile design flows, designers can target FPGAs with greater efficiency in the language or design environment they prefer. In addition to providing support for the latest HDL languages, the new engine is designed to support Altera's new A++ Compiler for HLS™ (high level synthesis) to create IP cores from C or C++ which significantly boosts productivity through faster simulation and IP generation.

Quartus-II Software and IP Version 15.0 Released
Altera also released its Quartus II software version 15.0 today, the FPGA industry's #1 software in performance and productivity. With this latest release, customers can take advantage of Altera's proven software tools which deliver industry-leading compile times. Altera continues to expand its optimized IP offering with the latest standard-based cores to enable maximum design productivity. The Quartus II software v15.0 introduces new Hybrid Memory Cube and HDMI 2.0 MegaCores for the company's Arria® 10 FPGAs and SoCs. The portfolio also includes an upgrade in features and device support for the company's popular JESD204B core to update Arria V support to 9.255Gbps as well as Cyclone® V support up to 5Gbps. IP debug toolkits for external memory interfaces (EMIF) and PCI Express are also available to help designers rapidly prototype and expedite qualifications with additional access points to perform test and debug on IP cores.

Pricing and Availability
The Spectra-Q engine is available as an early access program. Customers interested in participating in the program should contact their local sales representative. Both the Subscription Edition and the free Web Edition of the Quartus II software v15.0 are now available for download at Altera's software subscription program consolidates software products and maintenance charges into one annual subscription payment. Subscribers receive Quartus II software, the ModelSim®-Altera edition, and a full license to the IP Base Suite, which includes Altera's most popular IP cores. The annual software subscription is $2,995 for a node-locked PC license and is available for purchase at Altera's eStore.    

About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGA, SoC, CPLD products, and complementary technologies, such as power solutions, to provide high-value solutions to customers worldwide.

ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at

Editor Contact:
Jennifer Van Every
Altera Corporation
(408) 655-6571
Email Contact

Altera(R) programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide.

Photo -
Logo -


To view the original version on PR Newswire, visit:

SOURCE Altera Corporation

Altera Corporation

Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise