DVCon Europe 2015 announces its Preliminary Technical Program Registration discount applies until October 1st, 2015

Sep 28, 2015 -- The Design and Verification Conference (DVCon) & Exhibition Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. Sponsored by Accellera Systems Initiative, DVCon Europe brings chip architects, design & verification engineers, and IP integrators the latest methodologies, techniques, applications and demonstrations for the practical use of EDA solutions for electronic design.

The conference will be held on Wednesday November 11th and Thursday November 12th, 2015 at the Holiday Inn Munich City Center, Hochstrasse 3, 81669 Munich, Germany.

Early bird registration discount is available through October 1st, 2015. Register today at: www.dvcon-europe.org/registration. Click here for Special hotel rates for attendees.

The Preliminary Technical Program is now available, covering the following themes:

  • System Level Design & Verification
  • Advanced Verification & Validation
  • Design for Functional Safety
  • IP Reuse and Design Automation
  • Analog and Mixed-Signal Design & Verification
  • Lower Power Techniques

DVCon Europe has selected high quality papers, tutorials and posters around best practices and user experiences on design and verification in SystemC, SystemVerilog, PSL, UVM, UPF, IP-XACT, and more.

The Highlights of DVCon Europe 2015 are:

  • Leading Industry Keynote Speaker: Hans Adlkofer, Vice President Automotive System Group, Infineon Technologies
  • 15 tutorials moderated by user companies, tool providers and training partners
  • Technical program covering 36 papers
  • Multiple tracks presenting 26 papers and a poster session hosting 10 posters
  • Exhibition show with demos from training partners, design tool and IP service providers
  • Gala Dinner included as part of the conference

ACCELLERA GLOBAL SPONSORS: ARM, Cadence, Intel, Mentor Graphics, Synopsys

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Senior Staff Engineer for Samsung Electronics at San Jose, California
Senior SOC Design Engineer for Nvidia at Santa Clara, California
FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
RF Design Engineer for Blockwork IT at San Francisco, California
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise