QuickPlay Redefines FPGA Design, Significantly Reducing Development Cost and Time-to-Market

The QuickPlay development platform will be showcased at DesignCon on Jan 20-21, 2016 in Santa Clara, CA

SAN JOSE, Calif. — (BUSINESS WIRE) — January 19, 2016 — QuickPlay is a revolutionary new design platform that enables streamlined design of FPGA based applications, even for designers with little to no FPGA experience.
QuickPlay, a PLDA GROUP innovation, embodies a pervasive vision that FPGA computing should be as approachable as ubiquitous CPU computing and is the result of years of research in the field of High-Level Design (HLD) and High-Level Synthesis (HLS).

QuickPlay is a graphical/C/C++ development platform that tightly integrates design IP, FPGA hardware, application software and design tools, allowing developers to build FPGA-enabled applications and have working hardware in record time. To achieve this coveted goal, QuickPlay was engineered with the following key features:

  • A model-based graphical and C/C++ FPGA design front-end allowing developers to focus on data flow and data processing
  • An intelligent interconnect infrastructure that abstracts hardware communication channels through an un-typed, un-timed C++ API
  • A board-aware environment that guarantees hardware functionality and timing closure
  • A technology-agnostic and open architecture allowing mix-match of HDL and C/C++ IP from various sources
  • An integrated design flow that leverages cloud computing for rapid and seamless FPGA implementation

The resulting product eliminates much of the pain and time associated with FPGA design, with tasks such as IP integration, logic instantiation and wiring, I/O, clock, reset management and mapping, application software integration, and FPGA vendors’ tools management and tuning. QuickPlay ultimately provides an unprecedented out-of-the-box experience and productivity boost when developing applications targeting FPGA development boards, COTS, and even custom hardware, saving months of development efforts for FPGA projects.

Product Availability:
QuickPlay v1.3 is available today and can be evaluated at no cost. Please visit QuickPlay online at www.quickplay.io for details.

See a QuickPlay Demo at DesignCon 2016:
QuickPlay will be showcased at the upcoming DesignCon 2016 Conference and Expo, January 20-21 at the Santa Clara Convention Center, Santa Clara, CA. Visit them in booth T2 to learn more.

About QuickPlay
QuickPlay is a PLDA GROUP ( www.pldagroup.com) brand that aims to accelerate the adoption of FPGA-based reconfigurable hardware in IT infrastructures by opening up FPGA design to non-hardware experts. The QuickPlay software IDE enables developers with different engineering backgrounds to model, design, debug, and deploy FPGA hardware as their end product or as a part of their final system, all without FPGA expertise, and without the pain and time traditionally associated with FPGA design. QuickPlay features a pure graphical and C/C++ design methodology that abstracts the hardware design and debug process, streamlines the mapping of the FPGA design on the hardware target, and completely hides the details of hardware implementation, for a user experience that compares with traditional software programming. QuickPlay is the result of years of research in the field of High-Level Design (HLD) and High-Level Synthesis (HLS) combined with PLDA GROUP strong expertise in FPGA hardware and IP design. QuickPlay enables leading technology companies to rip the benefits of FPGA without the pain, in domains such as Cloud computing, HPC, A/V broadcast, data center networking and more.

All trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.


Public Relations
Stéphane Hauradou, (408) 273-4528
Email Contact

Review Article Be the first to review this article
Featured Video
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
Discovering Cadence Integrity 3D-IC platform
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breker’s Maheen Hamid Appointed to SEMI ESD Alliance Governing Council
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
DVCon Europe 2021 at Germany - Oct 26 - 27, 2021
SemIsrael Expo 2021 - November 9, 2021 at Avenue Convention Center, Israel Haifa Israel - Nov 9, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise