Kaye Scholer Secures Significant Victory for ATopTech by Invalidating Key Synopsys Patent Claims

February 04, 2016 -- Kaye Scholer IP attorneys in the firm's Silicon Valley and New York offices secured a significant victory for client ATopTech, Inc. against industry-giant Synopsys on January 19, when the Patent Trial and Appeal Board (PTAB) issued final decisions striking down numerous claims of two Synopsys patents in the electronic design automation field. ATopTech was represented by partners Jeffrey Miller and Deborah Fishman, counsel Katie Scott and associate David Soofian.

"We are delighted to have played a role in helping ATopTech defend itself against Synopsys and maintain its competitive position," said partner Jeffrey Miller. "Kaye Scholer's extensive experience at the intersection of intellectual property and the technology sector enabled us to help ATopTech prevail before the PTAB."

In June 2013, Synopsys asserted U.S. Patent Numbers 6,237,127 and 6,567,967 against ATopTech in the Northern District of California. The '127 patent is directed to static timing analysis software, which is used by engineers to verify proper operation of integrated circuit designs prior to manufacture. The '967 patent is directed to place and route software used by engineers when laying out integrated circuit designs.

In the inter partes review of the '127 patent, Kaye Scholer's attorneys argued that the claims were rendered obvious by prior art previously considered by the patent office. A three-judge PTAB panel agreed, ruling that ATopTech established that the claims under review were obvious over the prior art and therefore unpatentable

In the inter partes reviews of the '967 patent, Kaye Scholer's attorneys argued that the claims of the patent were either anticipated or rendered obvious by newly discovered prior art. A three-judge PTAB panel agreed, ruling that ATopTech had proven that the claims under review that Synopsys asserted against ATopTech were invalid and thus unpatentable.




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise