Imperas CEO Simon Davidmann Speaks at DVCon 2016

DVCon 2016 Panel Addresses Redefining ESL

OXFORD, England — (BUSINESS WIRE) — February 9, 2016Imperas Software Ltd., leader in high-performance software simulation and virtual prototyping, today announced that its CEO, Simon Davidmann, will speak on an Electronic System Level (ESL) panel at DVCon 2016. DVCon is the premier conference for discussion of the functional design and verification of electronic systems.

This DVCon panel, “ Redefining ESL”, is moderated by Brian Bailey of Semiconductor Engineering, who recently wrote an article titled, “What ESL Is Really About.” There are many views on the role of ESL (Electronic System Level) in design and verification, so panelists will have plenty to consider as they discuss raising the level of abstraction from the Register Transfer Level (RTL) to ESL for both hardware and software.

DVCon attendees are invited to join Brian Bailey, Simon Davidmann, and other distinguished experts who will attempt to define ESL verification, from tools to flows. Specifically, Simon will address where ESL and verification needs to go, virtual platforms, embedded software development, debugging, analysis, and verification.

Panelists include:

  • Simon Davidmann - Imperas Software Ltd.
  • Adnan Hamid - Breker Verification Systems, Inc.
  • Sean Dart - Cadence Design Systems, Inc.
  • Bryan Bowyer - Mentor Graphics Corp.
  • Raik Brinkmann - OneSpin Solutions GmbH
  • Tom De Schutter - Synopsys, Inc.

Where: DoubleTree Hotel, San Jose, CA

When: DVCon: February 29 - March 3, 2016. Redefining ESL

Panel: Wednesday March 2, 8:30 - 9:30am.

Please contact sales@imperas.com to learn more about Imperas virtual prototyping solutions for embedded software development, debug and test; or to set up a meeting at DVCon 2016.

About DVCon

For more information, see DVCon at www.dvcon.org and its sponsor Accellera Systems Initiative at www.accellera.org.

About Imperas

For more information about Imperas, please see www.imperas.com.

All trademarks or registered trademarks are the property of Imperas Software Limited or their respective holders.



Contact:

Imperas Software Ltd.
Larry Lapides, 925-519-1234
Email Contact




Review Article Be the first to review this article
Aldec


Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Jobs
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise