UMC Qualifies Cadence Virtuoso LDE Analyzer for its 28HPCu Process


SAN JOSE, Calif., April 13, 2016 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Cadence® Virtuoso® Layout-Dependent Effects (LDE) Analyzer has been qualified by United Microelectronics Corporation (UMC) to support its 28HPCU process technology. With the rollout of a new UMC 28HPCU LDE kit, UMC customers can use the Cadence solution to mitigate LDE in custom/analog designs, reducing post-layout iterations by up to 2X and accelerating design convergence by up to 40 percent.

Cadence Logo

S.C. Chien, senior vice president and head of the IP Development and Design Support division at UMC, said, "We are pleased to add the Cadence Virtuoso LDE Analyzer to our 28HPCU design support portfolio. Transistor device characteristics vary with context, placement and density, and the Cadence LDE kit has allowed our customers who create designs using the 28HPCU process to seamlessly bridge the gap between their intended and expected results. This saves customers several steps in the design process to help them accelerate their designs to the production phase."

The collaboration between UMC and Cadence ensures that all of the following capabilities included with Virtuoso LDE Analyzer are fully enabled for the 28HPCU reference flow:

  • LDE-aware simulation: Allows designers to detect the LDE impact early on by creating a simulation netlist with LDE from a layout that does not need to be layout vs. schematic- (LVS-) clean or even fully placed
  • LDE electrical constraints: Enable the early detection of mismatches, due to LDE, without having to complete the layout or run simulation
  • Layout LDE analysis: Flags large variations in a transistor's electrical characteristics between schematic assumptions and actual layout with LDE
  • Contribution guidelines: Report the contribution of each LDE for every violation identified in the LDE analysis to help designers understand the root cause of the variation
  • LDE fixing guidelines: Generate and display actionable layout modifications that, when implemented, reduce the LDE impact on the transistor's electrical characteristics

For more information about Cadence Virtuoso LDE Analyzer, visit  

By using the UMC 28HPCU LDE kit, customers can take timely action to correct potential design issues. For example, designers can simulate LDE from a partial layout to integrate the LDE impact on device performance. In addition, they can check the consistency of device electrical properties without having to run simulation. They can also set LDE electrical matching constraints and run a single-click matching check during layout to ensure transistors match. Finally, designers can perform root-cause analysis early to find and fix differences before these differences cause the simulation to fail.

"We're collaborating with UMC to enable customers to diminish layout-dependent effects in custom/analog designs, and we've already been getting positive feedback from our mutual customers," said Dr. Anirudh Devgan, senior vice president and general manager of the Digital & Signoff Group and the System & Verification Group at Cadence. "UMC customers using the Cadence Virtuoso LDE Analyzer no longer need to wait for a complete LVS-clean layout to include LDE in simulation, so they can be much more efficient."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at

© 2016 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and Virtuoso are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom

Photo -


To view the original version on PR Newswire, visit:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.
United Microelectronics Corporation

Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Software Engineer for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise