Renesas Electronics Reports Financial Results for the Year Ended March 31, 2016

TOKYO — (BUSINESS WIRE) — May 11, 2016 — Renesas Electronics Corporation (TSE:6723) today announced consolidated financial results for the year ended March 31, 2016.

Summary of Consolidated Financial Results

 
  Year ended
    March 31, 2016
Billion Yen   % of Net Sales
Net sales 693.3 100.0
Sales from semiconductors 675.6
Sales from others 17.7
Operating income 103.8 15.0
Ordinary income 102.1 14.7
Net income attributable to shareholders of parent company   86.3   12.4
Capital expenditures 61.8
Depreciation and others 62.4
R&D expenses   97.4    
Yen
Exchange rate (USD) 121
Exchange rate (EUR)   133    
     
    As of March 31, 2016
Billion Yen
Total assets 849.4
Net assets 381.7
Equity Capital 379.5
Equity ratio (%) 44.7
Interest-bearing debt   244.3
Note 1:   All figures are rounded to the nearest 100 million yen.
Note 2: Capital expenditures refer to the amount of order placed for property, plant and equipment (manufacturing equipment) and intangible assets.
Note 3: Depreciation and others includes depreciation and amortization of intangible assets and amortization of long- term prepaid expenses in consolidated statements of cash flows.

Consolidated Financial Results for the Year Ended March 31, 2016

English translation from the original Japanese-language document
 
 

May 11, 2016

 
Company name

: Renesas Electronics Corporation

Stock exchanges on which the shares are listed : Tokyo Stock Exchange, First Section
Code number : 6723
URL

: http://www.renesas.com

Representative : Tetsuya Tsurumaru, Representative
Director, President and CEO
Contact person : Yoichi Kobayashi, Department Manager
Corporate Communications Dept.
Tel. +81 (0)3-6773-3002

Date of the ordinary general shareholders’ meeting (scheduled)

: June 28, 2016
Filing date of Yukashoken Hokokusho (scheduled) : June 28, 2016
 
(Amounts are rounded to the nearest million yen)
 

1 | 2 | 3 | 4 | 5 | 6 | 7  Next Page »



Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise