eMemory’s NeoEE Solution Facilitates Module Integration for Fingerprint Applications

Hsinchu, Taiwan - July 13, 2016 – eMemory announces today that in addition to offering NeoBit IP to enhance fingerprint ICs security, its NeoEE solution for fingerprint applications has also been embedded in customer products for volume production. NeoEE IP, an embedded logic multiple-time programmable (MTP) solution, is an excellent replacement for the portable EEPROM IC and further facilitates fingerprint module integration. Its features of low voltage operation and low power consumption during programming have enhanced the flexibility of both design and testing phases. NeoEE IPs with a variety of macro specifications are now available in 0.18um to 0.153um logic process platforms for fingerprint applications. 

MTP memory is highly demanded for fingerprint applications because it enables superior product performance through trimming and comprehensive settings that identify different types of features. Moreover, the readiness for data access during power-on periods before the chip is enabled and the feature of low power consumption for writing parameters are also required for the MTP solutions. 

NeoEE IPs feature low voltage operation and low power programming, which offer fingerprint clients an excellent MTP solution that fulfills power domain and consumption needs while integrating MTP functions with the main module by embedding NeoEE IP in the logic process.

“The tendency towards efficient module integration to add product value is apparent,” said Dr. Evans Yang, Vice President of Marketing and Strategy at eMemory. “eMemory’s floating gate family—NeoBit, NeoEE, and NeoMTP—facilitates module integration because of its availability in logic process. Especially for fingerprint model integration, the NeoEE IP will play a key role in replacing the portable EEPROM solution.” 

High growth in demand for fingerprint IC is expected because fingerprint ICs are being integrated in both smartphone products and other products with user identification functions. Thus, we anticipate that demand for the NeoEE IP will increase significantly.




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise