TeraDeep's FPGA-based AI Inference Board Speeds HD Video Analytics for On-Premise Security Appliances

Machine Learning Start-up Taps Alpha-Data's FPGA Technology to Reach 750 AlexNet-like Inferences per second on Single Low-Profile Xilinx FPGA board

SANTA CLARA, Calif., Oct. 25, 2016 — (PRNewswire) —  TeraDeep, a developer of accelerated deep learning applications and AI appliances, announced another significant performance milestone for its TeraDeep Accel™ FPGA technology used for video analytics in on-premise appliances for security and protection of high-value assets.

The Alpha-Data board running TeraDeep Accel delivers up to 10x the performance of GPUs for deep learning in on-premise AI appliances for video analytics, while consuming up to 5 times less power.

The TeraDeep Accel technology for single-FPGA applications is currently used for low-power, low-latency on-premise appliances. The company completed development of a traditional AlexNet-based solution that can run low-latency applications with up to 750 inferences per second (IFS) on a Kintex Ultrascale 115 FPGA board. This represents close to a 2X performance advantage compared with large GPUs, while consuming 5 times less power. Moreover, compared with an Intel Xeon E5, the current TeraDeep Accel technology delivers 10 times the performance while consuming 5 times less power.  

The Alpha-Data board, which runs TeraDeep's deep learning acceleration technology, provides another single-FPGA option in a small form factor for the company's upcoming AI appliance. AI appliances are expected to help bring about the development of "AI Cities," an extension of "Smart Cities."

"We found the low-profile Alpha-Data boards enable us to deliver great performance in a small form factor for low-key on-premises appliances used in security and safety applications," said Didier Lacroix, TeraDeep's CEO. "We are running elaborate Deep Learning detection algorithms that would otherwise require the use of traditional GPUs that are 4 times larger and 10 times more power hungry."

Accelerating Deep Learning Development for FPGA-based Appliances and Servers

The results were achieved through TeraDeep's suite of advanced deep learning neural network algorithms, optimized to run on the company's TD Accel™ acceleration platform.

TeraDeep's collaboration with Alpha-Data extended to being early adopters of Alpha-Data's new KU115-based boards. The large amount of on-board compute capabilities enabled TeraDeep to explore the scaling of its TD Accel technology.

"High-capacity FPGA boards are key to increasing the compute density of Deep Learning solutions," said David Miller, Managing Director at Alpha-Data. "TeraDeep's use of Alpha-Data technology demonstrates its capabilities for demanding, high-performance Deep Learning applications."

TeraDeep is now engaged with several partners on the development of next-generation heterogeneous architectures that will deliver other significant performance improvements for appliances and emerging data center applications.

TeraDeep literature will be available at Alpha-Data's booth #2607 at the Supercomputing 2016 conference November 14-17 in Salt Lake City, Utah.

About TeraDeep

TeraDeep is a pioneer in the development of specialized neural networks and acceleration technology for deep learning. The company develops and markets unique AI Appliances offering complete solutions embodying a creative combination of specialized hardware designed for purpose-trained networks, available through a robust set of APIs. TeraDeep AI Appliances are leased either directly or through its value-added partners. It licenses reference designs and pursues OEM models with qualified parties.

Photo - http://photos.prnewswire.com/prnh/20161024/432125


To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/teradeeps-fpga-based-ai-inference-board-speeds-hd-video-analytics-for-on-premise-security-appliances-300350492.html


For more information contact: Tom Breunig, Helios Communications, (503) 858-2801
Email Contact
Web: http://www.teradeep.com

Review Article Be the first to review this article
Featured Video
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Trends in the Semiconductor Design Ecosystem
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise