Media Alert: Cadence to Showcase Signal- and Power-Integrity Solutions at DesignCon 2017

SAN JOSE, Calif., Jan. 27, 2017 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced plans to showcase its latest Sigrity signal and power integrity technologies in booth 515 at DesignCon from January 31 to February 2, 2017, in Santa Clara, Calif. To learn more about the Cadence® activities at DesignCon and to register for the conference, visit https://www.cadence.com/content/cadence-www/global/en_US/home/company/events/industry-events/designcon-2017.html.

WHAT: Cadence experts are scheduled to discuss new developments in these technologies and how they can help solve today's signal integrity challenges during the following speaking sessions:

  • Panel: Getting the Most from IBIS-AMI: Tips and Secrets from the Experts—Tuesday, January 31 at 4:45 p.m., Ken Willis, product engineering director
  • Team-Based PCB PDN Design Methodology Enabled by IC Target Impedance ConstraintsWednesday, February 1 at 8 a.m., Bradley Brim, product engineer, and Sam Chitwood, product engineer
  • Achieving Double Data Rates with Forward Error Correction EncodingWednesday, February 1 at 10 a.m., Mehdi Mechaik, senior application engineer, and Daniel Dreps, DE design engineer, IBM
  • Panel: Are Eye Diagrams Obsolete?Wednesday, February 1 at 3 p.m., Kumar Keshavan, senior software architect
  • Using Automated IBIS-AMI Modeling Tools to Model Advanced SerDes IP—Thursday, February 2 at 8:30 a.m., Jared James, principal product engineer, Ambrish Varma, senior principal software engineer and Ken Willis, product engineering director
  • A Practical Simulation Solution for System-Level ESD AnalysisThursday, February 2 at 9:20 a.m., Zhen Mu, senior principal product engineer
  • LPDDR4 Signal Integrity Design Optimization Techniques for Developing Higher Quality Mobile Products—Thursday, February 2 at 10:15 a.m., Kumar Keshavan, senior software architect, Ambrish Varma, senior principal software engineer and Ken Willis, product engineering director
  • Heterogeneous System-Level Integration Driven from the Virtuoso® Platform—Thursday, February 2 at 11:05 a.m. and 3:45 p.m., John Park, product management director
  • Enabling Accurate and Efficient 3D Full-Wave Extraction for Both 3D Experts and Non-Experts—Thursday, February 2 at 2 p.m., Bradley Brim, product engineering architect
  • Efficient On-Chip 3D Electromagnetic Modeling Driven from the Virtuoso Environment—Thursday, February 2 at 2:50 p.m., Michael Brenneman, senior principal software engineer

In addition, the following demonstrations will be displayed in the Cadence booth:

  • Constraint-driven power integrity design and analysis featuring easy setup with automated model and source/sink assignments
  • Power-aware simulation and rule checks for DDR4 memory interface design and analysis
  • Multi-gigabit serial link design and analysis featuring compliance testing for popular interfaces such as PCI Express® (PCIe®) 4.0
  • Trends in advanced IC packaging
  • Update on PCIe 4.0 controller and PHY bring-up and interoperability

WHEN: DesignCon is scheduled for January 31February 2, 2017.

WHERE: Santa Clara Convention Center in Santa Clara, Calif. Cadence is located in booth 515.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

About DesignCon

DesignCon is the world's premier conference for chip, board, and systems design engineers in the high-speed communications and semiconductor communities. DesignCon, created by engineers for engineers, takes place annually in Silicon Valley and remains the largest gathering of chip, board, and systems designers in the country. This three-day technical conference and expo combines technical paper sessions, tutorials, industry panels, product demos and exhibits from the industry's leading experts and solutions providers. More information is available at: designcon.com. DesignCon is organized by UBM Americas, a part of UBM plc (UBM.L), an Events First marketing and communications services business. For more information, visit ubmamericas.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. PCI Express and PCIe are registered trademarks of PCI-SIG. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/media-alert-cadence-to-showcase-signal--and-power-integrity-solutions-at-designcon-2017-300398001.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com




Review Article Be the first to review this article

Featured Video
Editorial
More Editorial  
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
Focus a Global Reseller Channel on Your Product
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Functional Safety and Security in Embedded Systems
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Phil Kaufman Award Goes on Hiatus for 2020
Colin WallsEmbedded Software
by Colin Walls
Why develop embedded software bottom up?
Jobs
ASIC Design Engineer, for Apple Inc at Cupertino, California
ASIC Design Integration Engineer for Apple Inc at Cupertino, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Technical Marketing Mmanager for EDA Careers at Fremont, California
Senior Analog IC Design Engineer for Marvell Semiconductor at Santa Clara, California
ASIC Engineer for Amazon at seattle, Washington
Upcoming Events
Accellera Day India 2020 at Online Event India - Dec 2 - 3, 2020
RISC-V Summit 2020. at United States - Dec 7 - 10, 2020
SEMICON Japan 2020 Goes Virtual at Japan - Dec 11 - 18, 2020
IPC APEX EXPO 2021 at San Diego Convention Center san diego - Mar 6 - 11, 2021
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise