Cavium Deploys the Cadence Palladium Z1 Enterprise Emulation Platform

SAN JOSE, Calif., Jan. 31, 2017 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Cavium, Inc. has now deployed the Cadence® Palladium® Z1 enterprise emulation platform to work toward increasing verification throughput for complex designs. After conducting an extensive evaluation, Cavium decided to deploy the Palladium Z1 platform for production use. For more information on the Palladium Z1 platform, please visit www.cadence.com/palladiumz1.  

Cavium had very stringent emulation requirements and chose the Palladium Z1 platform for the following reasons:

  • Versatility: Offers scalability for high-complexity designs and the best use-model versatility for both real-world in-circuit and virtualized emulation, enabling hardware verification and hardware and software co-development
  • Total Cost of Ownership (TCO): Provides optimal capacity density, efficiency of system utilization, dynamic resource allocation, hardware uptime reliability and a broad set of use models, which results in lower TCO
  • Faster Turnaround Times: Provides predictable verification execution turnaround time for compile-allocation-execution and hardware and software debug using a state-of-the-art, massively parallel computing engine

"The continuously rising complexity of our server and networking platforms impacts our implementation and verification schedules, and timing is critical when it comes to getting high-quality products to market quickly," said Viral Pandya, senior director, Engineering at Cavium. "The Cadence Palladium Z1 platform was the right choice for our organization because it offers scalability, reliability and emulation throughput. Using the Palladium Z1 platform, our design team can be more productive and speed product delivery."

The Palladium Z1 enterprise emulation platform further extends the innovation within the Cadence Verification Suite and supports the company's System Design Enablement (SDE) strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. As one of Cadence's core verification engines, the Palladium Z1 platform is the industry's first datacenter-class emulation platform that provides enterprise-level reliability and scalability with lower total cost of ownership. The platform addresses the growing market requirement for emulation technology that can be efficiently utilized across global design teams to verify increasingly complex systems on chip (SoCs).

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry. More information about the company, its products and its services is available at www.cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/cavium-deploys-the-cadence-palladium-z1-enterprise-emulation-platform-300399678.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Web: http://www.cadence.com

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Hardware Engineer for PTEC Solutions at Fremont, California
Senior CAD Engineer for Nvidia at Santa Clara, California
Senior Staff Engineer for Samsung Electronics at San Jose, California
Technical Staff Engineer - Hardware (FPGA) for Microchip at San Jose, California
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise