Aldec Delivers DO-254 Compliant Templates and Checklists with the Latest Release of Spec-TRACER

HENDERSON, Nev. — (BUSINESS WIRE) — February 1, 2017Aldec, Inc. announced today the latest release of its requirements lifecycle management solutions for FPGAs/SoCs,  Spec-TRACER™ 2016.12. This release provides industry-proven certification document templates and review checklists for the development of FPGAs in DO-254 programs.

Organizations new to DO-254 often find it difficult to begin a new DO-254 program without a baseline of the required documents and review checklists, and organizations experienced in DO-254 seek to improve their existing baselines due to lessons learned from previous programs. Aldec’s data package, developed by an FAA Consultant DER through many years of auditing several DO-254 programs with design assurance level (DAL) A, B, C and D FPGAs, provides significant value to both new and experienced DO-254 practitioners.

“Having access to industry-proven templates and checklists in a document file is beneficial, but having a single tool environment where multiple stakeholders can systematically capture, manage versions, conduct reviews and generate reports via batch is a key to success in a DO-254 program,” said Louie De Luna, DO-254 Program Manager. “We have introduced the templates and checklist into Spec-TRACER to simplify management and generation of DO-254 life-cycle data.”

Additional Spec-TRACER 2016.12 New Features and Support

  • The Scheduled Scan parser feature enables users to schedule the date and time and configure automatic parsing from multiple sources such as Microsoft® Word files, IBM® Rational® DOORS® modules and HDL source files. Users are able to detect file modifications via notifications upon login to the Spec-TRACER project.
  • Navigation to the particular line in the MS Word documents and other text files where the captured item is located has been introduced. The navigation is available from Parsers and Full Traceability View.
  • IBM Rational DOORS 9.6 is now supported for Import/Export and IBM DOORS Parser.
  • Two separate Reviewer tabs: Item Review and Document Review for reviewing data at document level and/or requirement level, including Comment, Resolution, Author and Date fields.
  • The SpecTrSimRes external command allows specifying the test session name. Previously, the session name was generated based on the date of execution.

About Spec-TRACER™

Spec-TRACER is a unified requirements lifecycle management application designed to facilitate the requirements-based FPGA/SoC design and verification process. Spec-TRACER facilitates requirements capture, management, analysis, traceability, tests management, reviews and reporting. Spec-TRACER seamlessly integrates with windows-based simulation tools.


New customers and customers without current maintenance contracts are invited to contact their local  Aldec Distributor to learn more about the latest release. For additional information about Spec-TRACER 2016.12, including tutorials, free evaluation downloads and What’s New Presentation, please visit

About Aldec

Established in 1984, Aldec is an industry leader in Electronic Design Verification and offers a patented technology suite, including: RTL Design, RTL Simulators, Hardware-Assisted Verification, SoC and ASIC Prototyping, Design Rule Checking, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification, Embedded Solutions and Military/Aerospace solutions.

Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.


Aldec, Inc.
Christina Toole, 702-990-4400
Email Contact

Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise