Significant IP-core Announcements for Omnitek at ISE 2017, Amsterdam

BASINGSTOKE, UK - February 7th,  2016 – Omnitek, a world leading supplier of FPGA based video IP and turnkey design solutions announces significant new IP releases at
Integrated Systems Europe, 7-10 February - RAI Amsterdam, Booth 14-B132.

  • HDMI2.0 Tx and Rx - Supporting all resolutions up to 4K60
  • V-By-One Tx - Small footprint IP core for direct-drive of 4K display panels
  • Image Signal Processor (ISP) - For handling raw camera sensor outputs; Contains defective pixel removal, tone mapping, colour filter array and colour processing
  • Image Stitch IP - A fully automatic multi-camera image stitch system with a 4K60 output
  • Projector Subsystem - A configurable projector design supporting resolutions from HD video up to 8K processing, with video I/O, de-interlacer, scaler, perspective/keystone warps, OSD, multi-image blending, and 3D support
  • Warp IP Enhancements - Extension to include independent RGB warps and fully arbitrary warp mapping
  • 8K OSVP - Omnitek has extended its high-quality Scalable Video Processor pipeline to include support for 8K resolutions

The result of investment in R&D and real-world customer designs that Omnitek provides for its extensive customer base, these FPGA IP cores enable low resource, low power, efficient designs to fit in the smallest Xilinx FPGA, SoC and MPSoC devices.

Omnitek CEO Roger Fawcett commented, “Our highly respected R&D team remains committed to an extensive development program of highly optimised IP which exploits all aspects of the world’s leading FPGA devices. At ISE this year we significantly extend our portfolio with no fewer than eight new product announcements for video processing, interconnect and complete sub-system IP”.

Omnitek will be demonstrating the Image Stitch IP and 8K OSVP on the  Xilinx booth 14.B132 at ISE.

Review Article Be the first to review this article

Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise