Press Preview for IPC Apex 2017, San Diego Conference Center, Booth 3435, 14th to 16th February 2017

 No Boundaries for Boundary Scan

Eindhoven, the Netherlands, Feb 13. 2017 -- JTAG Technologies return to San Diego this year to premiere several new hardware products for PCB testing and In-System [Device] Programming and - to introduce their new collaborative product with Altium – JTAG Maps.

Introduction to JTAG Maps
A large number of today's electronic designs feature JTAG/boundary-scan components that provide valuable test resources during hardware debug, manufacturing test and even depot repair. JTAG Maps is a simple extension to the Altium Designer tool suite that allows the user/engineer to thoroughly assess the capabilities of the JTAG/boundary-scan resources on their design - before committing to layout.

Highlighting the schematics
Until now engineers could often spend hours highlighting the boundary-scan nets of a design manually to assess the fault coverage that boundary-scan testing could bring a specific design. Today the free JTAG Maps for Altium, application extension, does all this and more, freeing up valuable time, allowing a more thorough DfT and speeding time to market.

With or without boundary-scan models
Boundary-scan device models (BSDLs) are pivotal to any JTAG/boundary-scan process as they indicate precisely which pins can be controlled or observed by JTAG/boundary-scan. However BSDL models are not always available in a timely manner. To overcome this potential problem JTAG Maps for Altium includes an 'assume scan covered' feature enabling a view of potential boundary-scan coverage without a specific BSDL. This feature can also be used to indicate fault coverage to a connector (set to assume scan covered) or to highlight the differences in fault coverage between two equivalent parts, one with and one without built-in JTAG/boundary-scan.

Automatic chain detection
JTAG Maps for Altium will automatically detect the scan chain path (or paths) with no limits to the number of paths (aka TAPs) in the design. The nets associated with the TAPs will be highlighted separately from the 'testable' nets using different colors.

Import as well as export
While most users will want to simply use the quick coverage report that JTAG Maps for Altium can provide, it is still possible to import a more accurate picture.

After exporting a JTAG ProVision project, the data can be sent to your local JTAG Technologies office, Approved Application Provider, or approved JTAG representative for further analysis. A simple message file containing full fault-coverage information can then be read back into JTAG Maps for display/highlighting.

More Highlights from JTAG Technologies at San Diego:

JT 5705/FXT Multi-Function Tester
The latest product on display will be an example of JTAG’s  ‘fixture embedded’ test technology - the JT 5705/FXT multi-function JTAG tester built into one the small linear series of cassette-based re-configurable fixtures of Everett Charles  Technologies (ECT),  a world-renowned name in PCB test fixtures and interface.

The JT 5705/FXT is a compact, single-board test system that supports analog measurement and stimulus, frequency measurements, digital I/O, boundary-scan testing and also in-system device programming. Within the fixture multiple JT 5705/FXT tester cards can be mounted on purpose built carriers featuring the ATE industry standard ‘Pylon’ connectors, making test system build a snap.

Emulative Testing and Programming
New system CTPG-M to increase fault coverage and speed-up testing on designs featuring µProcessors and FPGAs - Building on their Emulative Test & Programming (ETP) technology, that offers access to the emulation modes of  µprocessors or the internal IP bus of an FPGA, JTAG introduces an automatic generator for testing connectivity and functionality between a core and all kinds of memory devices and refers to it with CTPG-M. CTPG-M has been developed to overcome many of the issues associated with testing of memory clusters using conventional boundary-scan (IEEE Std 1149.1) techniques.

New - JTAG-powered PCB tester-programmer the JT 57xx/RMI ‘Combi-System’
A modular concept of  a newly designed base-level 19” 1U rack-mount chassis assembly that can house up to four customer-specified modules offering various JTAG (IEEE 1149.x) controllers, digital IO and analog IO and other measurement features. The modules are either ½ rack or ¼ rack width and are available in different configurations.  JTAG will present you the full module range at the show.

About JTAG Technologies
JTAG Technologies is a market leader and technology innovator of boundary-scan software and hardware products and services. The company was the first to bring to the market such important advances as automated test generation, automated fault coverage analysis, automated flash and PLD programming via boundary-scan, and visualized boundary-scan analysis. Its customers include world leaders in electronics design and manufacturing such as Ericsson, Flextronics, Honeywell, Medtronic, Motorola, Nokia, Philips, Raytheon, Rockwell-Collins, Samsung, and Sony. Its innovative boundary-scan products provide test preparation, test execution, test result analysis and in-system programming applications. With an installed base of over 8000 systems worldwide, JTAG Technologies serves the communications, medical electronics, avionics, defence, automotive, and consumer industries with offices throughout North America, Europe and Asia. JTAG Technologies headquarters are located in Eindhoven, The Netherlands. For more information please visit www.jtag.com

Follow us!
JTAG Technologies and JTAG Live are on Twitter, Facebook, Google+, LinkedIn and YouTube. Follow us to keep up to date of all the latest news!

Press Contacts:
Renate Fritz
RF Communications
Email: Email Contact

 




Review Article Be the first to review this article
Aldec


Featured Video
Editorial
More Editorial  
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
Focus a Global Reseller Channel on Your Product
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Functional Safety and Security in Embedded Systems
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Phil Kaufman Award Goes on Hiatus for 2020
Colin WallsEmbedded Software
by Colin Walls
Why develop embedded software bottom up?
Jobs
ASIC Design Integration Engineer for Apple Inc at Cupertino, California
Product Line Manager for EDA Careers at Multiple, North Carolina
Wireless ASIC Design Engineer for Apple Inc at Cupertino, California
ASIC Engineer for Amazon at seattle, Washington
ASIC Design Engineer, for Apple Inc at Cupertino, California
Senior Analog IC Design Engineer for Marvell Semiconductor at Santa Clara, California
Upcoming Events
RISC-V Summit 2020. at United States - Dec 7 - 10, 2020
SEMICON Japan 2020 Goes Virtual at Japan - Dec 11 - 18, 2020
IPC APEX EXPO 2021 at San Diego Convention Center san diego - Mar 6 - 11, 2021
ADAS Sensors 2021 at The Henry Hotel 300 Town Center Drive Dearborn MI - Apr 7 - 8, 2021
TrueCircuits:



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise