Grenoble, France - March 06, 2017 - The ultra-low power targets of a battery-powered SoC - be it for IoT, Wearables, Wireless audio, BLE, SmartHome, Sensor hubs, Wireless automotive, MCUs... - now benefit from the widest panoply of low-power and dense memories proven to safely operate down to 0.81 V and to retain data down to 0.6 V.

Granting up to  70% power consumption savings compared to conventional memory generators at 55 nm LP, the following set of memory generators has successfully passed all stages of TSMC9000 silicon qualification, both in 55 nm uLP and 55 nm uLP eFlash:

SoC designers have the flexibility to get the best performance trade-off, between speed and low-power, by selecting any operation voltage between 1.2 V and 0.9 V thanks to off-the-shelf available characterizations at 1.2 V +/- 10%, 1.1 V +/- 10%, 1.0 V +/- 10% and 0.9 V+/- 10% as well as additional user-specific characterization corners.

As facing the increasing architectural complexity of SoCs to lower their power consumption is challenging, Dolphin Integration streamlines SoC integration by proposing its RAMs with multiple power supply schemes - single rail, dual active rails, dual retention rails - with and without embedded power switches.

Most of the memory generators are provided in the frame of the TSMC sponsorship program, i.e. free of license fee. Register right away on  MyDolphin private space to assess the achievable savings for your coming SoC using our on-line memory generators.

Request further information on these memories, and on the complete and consistent set of silicon IPs for TSMC 55 nm uLP / uLP-eFlash.

I want more information on this offering

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
ASIC Engineer for Juniper Networks at Sunnyvale, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
ASIC SoC Verification Engineer for Ericsson at Austin, Texas
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise