Cadence Voltus IC Power Integrity Solution Enables Juniper Networks to Achieve First-Pass Silicon Success for its Largest Networking SoC

SAN JOSE, Calif., April 4, 2017 — (PRNewswire) —  Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Juniper Networks achieved first-pass silicon success for its largest system-on-chip (SoC) design with hundreds of millions of instances on the latest FinFET process using the Cadence® Voltus™ IC Power Integrity Solution. With the Cadence solution in place, Juniper yielded faster turnaround times and improved signoff accuracy when compared with its previous solution.

In addition to faster turnaround and improved accuracy, the Voltus IC Power Integrity Solution incorporates the industry's first distributed processing capability that enabled the Juniper design team to efficiently run full-chip power grid integrity analysis. The Voltus IC Power Integrity Solution streamlined Juniper's signoff process with near-linear performance scalability on hundreds of millions of instances on hundreds of machines. It also provided Juniper with full-flat analysis of complex, billion-node designs, enabling the design team to run full chip-level power signoff without having to break the chip into multiple partitions. In addition, the seamless integration with the Cadence Innovus™ Implementation System and the Tempus™ Timing Signoff Solution enabled Juniper to optimize designs and achieve design closure faster through placement IR-aware fixing, clock STA/jitter analysis and floor-planning fixing.

"Juniper designs high-performance SoCs that require accurate and fast power signoff on extra-dense, complex power grids," said Sanjay Kumar, senior director ASIC Designs at Juniper Networks. "The Voltus IC Power Integrity Solution provided several efficiencies that enabled us to shorten the time to design closure on our largest ever switch-chip FinFET design so that we can stay in front of the competition. Given our successful, accurate silicon results, we're planning to use the Voltus IC Power Integrity Solution for all of our advanced-node designs."

"Ever-increasing chip size and power-grid complexity in networking, cloud computing, graphic processing and mobile communications at advanced nodes can create challenges with signoff accuracy and turnaround time," said KT Moore, senior product management group director of the Digital & Signoff Group at Cadence. "By using the Voltus IC Power Integrity Solution and its distributed processing capability, incorporating the latest programing techniques in data structure, modeling and massively parallel processing over multiple computer servers in matrix-solver algorithms, Juniper was able to achieve its design goals without losing any accuracy."

The Voltus IC Power Integrity Solution is a full-chip, cell-level power signoff tool that provides accurate, fast, and high-capacity analysis and optimization technologies. For more information, please visit www.cadence.com/go/voltusic.   

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company's System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at  cadence.com.

This press release contains certain forward-looking statements that are based on our current expectations and involve numerous risks and uncertainties that may cause these forward-looking statements to be inaccurate. Risks that may cause these forward-looking statements to be inaccurate include, among others, the risks detailed from time-to-time in our U.S. Securities and Exchange Commission filings and reports, including, but not limited to, our most recent quarterly report on Form 10-Q and our annual report on Form 10-K. We do not intend to update the information contained in this press release.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
Email Contact

 

To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/cadence-voltus-ic-power-integrity-solution-enables-juniper-networks-to-achieve-first-pass-silicon-success-for-its-largest-networking-soc-300434145.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Juniper Networks
Web: http://www.cadence.com




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
NAND Hardware Engineer for Apple Inc at Cupertino, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Logic Design Engineer for Intel at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Upcoming Events
RISC-V Summit 2021 - Virtually or in-person at Moscone Center West Hall 747 Howard St San Francisco CA - Dec 6 - 8, 2021
Where is the Functional Safety Standard and Why Adopt It? at Design Automation Conference Moscone West, Room 3001 San Francisco CA - Dec 6, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise