Kaiserslautern, Germany, Apr. 28, 2017  Creonic GmbH, the market leader in satellite communication IP cores, today announced the launch of multiple IP cores for wideband satellite communication, satisfying current and future requirements of nanosatellites as well as high-throughput satellites (HTS).

The extended IP core product portfolio covers:

The IP cores are based on Creonic’s field-proven solutions for DVB-S2X. They are optimized to operate at symbol rates of up to 500 Msymb/s, resulting in data rates as high as 4 Gbit/s for 256-APSK. Even for low SNR environments, up to 1 Gbit/s throughput is possible with QPSK modulation. The IP cores are capable of processing two I/Q symbols per clock cycle, which allows to realize these high throughputs even on state-of-the-art FPGAs.

The DVB-S2X modulator IP core expects baseband frames and provides I/Q samples ready for processing by customer’s DAC. The wideband DDC converts a digitized IF signal into a ZF baseband signal for bandwidths of more than 500 MHz. The ZF baseband signal is then further processed by the DVB-S2X demodulator and the DVB-S2X LDPC/BCH decoder.

The wideband DVB-S2X modulator and DDC IP cores will be available in the second quarter of 2017, while the wideband DVB-S2X demodulator and decoder will be available in the third quarter of 2017, respectively.

For more information, please visit the product pages or  contact us.

About Creonic

Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, LTE-A, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at



Senay Unal
Manager, Marketing & Sales
+49 631 3435 9886

Review Article Be the first to review this article

Featured Video
More Editorial  
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
Focus a Global Reseller Channel on Your Product
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Functional Safety and Security in Embedded Systems
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Phil Kaufman Award Goes on Hiatus for 2020
Colin WallsEmbedded Software
by Colin Walls
Why develop embedded software bottom up?
ASIC Design Engineer, for Apple Inc at Cupertino, California
Senior Application Engineer Formal Verification for EDA Careers at California or Austin, California
Senior Java Developer/Architect for EDA Careers at Varies, North Carolina
ASIC Engineer for Amazon at seattle, Washington
Technical Marketing Mmanager for EDA Careers at Fremont, California
Wireless ASIC Design Engineer for Apple Inc at Cupertino, California
Upcoming Events
Accellera Day India 2020 at Online Event India - Dec 2 - 3, 2020
RISC-V Summit 2020. at United States - Dec 7 - 10, 2020
SEMICON Japan 2020 Goes Virtual at Japan - Dec 11 - 18, 2020
IPC APEX EXPO 2021 at San Diego Convention Center san diego - Mar 6 - 11, 2021
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise