Xilinx Debuts Industry-First P4_16 to FPGA Compilation and Introduces New P4-NetFPGA Workflow for Networking Researchers at P4 Industry Events

SAN JOSE, Calif., May 11, 2017 — (PRNewswire) — Xilinx, Inc. (NASDAQ: XLNX) announced today it will participate in the 2017 P4 Developer Day and P4 Workshop, May 16 - 17 at Stanford University, debuting its P416 to FPGA compilation and introducing a new P4-NetFPGA workflow for networking researchers. As co-chair of the P4.org working group that has developed the new P416 language standard, Xilinx is a lead sponsor and co-presenter for the two-day event. Join the 2017 P4 Developer Day and P4 Workshop to learn about the sessions and demonstrations and more. To register, visit http://p4.org/.

Xilinx is the worldwide leader of programmable logic solutions. (PRNewsFoto/Xilinx)

May 16 at Stanford University, Palo Alto, CA
P4-NetFPGA Workflow for Networking Researchers
At the 2017 P4 Developer Day, Xilinx will introduce the P4-NetFPGA workflow for networking researchers, developed in collaboration with Stanford University and the University of Cambridge. The new workflow couples the new Xilinx® P416 to FPGA compilation capability with the Xilinx technology-powered open source NetFPGA SUME platform for networking research (netfpga.org). It allows researchers to easily conduct experiments in hardware operating at line rate. At the Developer Day, there will be a half-day hands-on laboratory allowing attendees to gain experience with P4-NetFPGA, including implementing In-band Network Telemetry.

May 17 at Stanford University, Palo Alto, CA
P416-to-FPGA Compilation Demonstration
At the 2017 P4 Workshop, where the new P416 language specification will be discussed, Xilinx will debut its P416 to FPGA compilation flow based on the Xilinx® SDNet™ Development Environment for Networking. SDNet supports FPGA packet processing rates between 1 Gb/sec and 100 Gb/sec.  At the workshop, an industry-first demonstration of joint work by Xilinx Labs and Stanford University will show stateful data plane processing for the TCP protocol implemented by compiling a P416 program to a Xilinx FPGA.

About Xilinx
Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs, RFSoCs and 3D ICs. Xilinx uniquely enables applications that are both software defined and hardware optimized – powering industry advancements in Cloud Computing, 5G Wireless, Embedded Vision, and Industrial IoT. For more information, visit www.xilinx.com.



© Copyright 2017 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Amy Attard
(408) 879-6924


To view the original version on PR Newswire, visit: http://www.prnewswire.com/news-releases/xilinx-debuts-industry-first-p416-to-fpga-compilation-and-introduces-new-p4-netfpga-workflow-for-networking-researchers-at-p4-industry-events-300456363.html

SOURCE Xilinx, Inc.

Xilinx, Inc.
Web: http://www.xilinx.com

Review Article Be the first to review this article

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise