LIVE WEBINAR: HOW TO GET AN SOC POWER CONSUMPTION UNDER 0.5 µA IN SLEEP MODE

Grenoble, France - May 15, 2017 - Allowing battery-powered devices to run, without battery recharge, for years rather than months, partakes in enhancing significantly end-user satisfaction and is a key point to enabling the emergence of IoT applications. Numerous applications, such as M2M, BLE, Zigbee…, have an activity rate (duty cycle) such that the power consumption in sleep mode dominates the overall current drawn by the SoC. For such applications, the design of the “Always-On power domain" is pivotal.

To meet customer expectations, ensuring a current consumption of the Always-On power domain - incl. blocks in retention mode - not higher than 500 nA is pivotal.

After the success of our webinar presenting the recipe for a low-power SoC, our chef is back with a successful and proven recipe to ensure the lowest power consumption in sleep mode(s).

This webinar focus on the power consumption optimization of the Always-on domain based on a concrete example.

By attending this webinar, architects and designers will analyze 5 power architectures through a figure of merit, to select the most appropriate architecture with the relevant silicon IPs to reach the targeted power consumption while ensuring:

  • the smallest silicon area
  • the lowest BoM cost

Register to this live webinar

You will be able to select your session:

  • in Mandarin, on May 18
  • in English
    • on May 23 for US Time zone
    • on June 1 for EU Time zone

If you want to watch the record of our previous webinar “The proven recipe for a low-power SoC”, you can ask an access to  MyDolphin.

For more information, contact  Email Contact, Marketing Manager




Review Article Be the first to review this article
Aldec


Featured Video
Jobs
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Sr. Application Engineer for Mentor Graphics at Fremont, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise