Comprehensive Lifetime Prediction for ICs in all Design Environments

Jun 6, 2017 -- Fraunhofer IIS/EAS is offering advanced modeling services for device degradation effects in North America. Using these proprietary techniques, designers are now able to verify the long-term behavior of integrated circuits (ICs) and systems especially in safety critical applications. Compared to today’s solutions, the advanced models can be used in all common industrial design environments. In addition to standard degradation effects, Fraunhofer also takes into account more complex dependencies and recovery effects.

New applications for electronics not only demand advanced performance and energy efficiency but also highly reliable ICs. This is especially true for safety critical applications, such as in automotive engineering, aviation and medical technology. Here designers are compelled to develop electronic devices with particularly high robustness and long lifetime. In order to meet the performance requirements, they increasingly rely on leading-edge technologies, which are very susceptible to degradation effects and consequently greater wear-out over the system’s lifetime. Fraunhofer IIS/EAS - one of the largest EDA institutions in Europe – is addressing the challenge of efficiently designing very reliable ICs in smaller technology nodes.

Usually, circuit designers minimize the risks of higher sensitivity to operating conditions and environmental stresses by applying larger design margins. This “over design” is no longer viable with today’s technologies. The solution to fully use the potential offered by advanced technologies is the establishment of aging simulations during the IC development process, which rely on accurate and technology specific degradation models. However, to this day such models are only partially available in existing simulation environments. For this reason, Fraunhofer IIS/EAS offers modeling services to fill this gap. Using their degradation models, designers can exactly predict silicon aging over several years of operation in real life applications. The models make it possible to verify and validate the function of an entire system under a variety of usage conditions. “Thus, our customers can be assured of a circuit’s functionality throughout the desired lifetime without costly over design and without the fear of future field failures”, points out Roland Jancke, head of the department for Design Methodology at Fraunhofer IIS/EAS.

The respective device degradation models are generated based on reliability measurement data and processed by advanced proprietary algorithms. The reliability models developed by Fraunhofer IIS/EAS include typical degradation effects like Hot Carrier Injection (HCI), Bias Temperature Instability (BTI) and Time Dependent Dielectric Breakdown. In addition, they also cover even more complex dependencies, such as saturation over time or voltage dependent time exponents, which are not available in commercial design tools. Fraunhofer IIS/EAS has even developed a fast yet accurate modeling solution for recovery effects, which appear in BTI degradation. “Our service offers a unique, comprehensive and much more significant lifetime prediction for digital and analog circuits in comparison to any other approach”, states Jancke.

The Fraunhofer IIS/EAS models can be used in all common commercially available design environments by supporting for example the circuit simulators of Cadence, Synopsys and Mentor Graphics. Circuit designers can run their simulator of choice to process realistic signal patterns in their application scenarios and ensure accurate reliability simulations, which match actual silicon behavior.

Together with EDATechForce, LLC, their exclusive distributor in the Americas, Fraunhofer IIS/EAS is offering these advanced modeling solutions worldwide. “Fraunhofer’s Degradation Modeling enables our customers to make accurate predictions on circuit behavior before products are delivered reducing expensive product recalls and field repairs, while increasing our customer’s profits.”, says Carl DeSalvo, President of EDATechForce. “And since they are available for all commercial design environments our customer’s no longer need to worry about conflicting degradation simulation results.”

About Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS
The Fraunhofer Institute for Integrated Circuits IIS is one of Germany's most important industrial applied research facilities for the development of microelectronic systems. The scientists in the Division Engineering of Adaptive Systems EAS, located in Dresden, develop key technologies for the connected world of tomorrow. They work on design solutions for complex electronics as well as on intelligent components and innovative systems. The work of the Division is used in a broad range of industrial applications such as communications, automotive and automation technologies.

About EDATechForce
EDATechForce, LLC specializes in providing the highest standard of sales and technical support for Electronic Design Automation (EDA), IP and Service companies. EDATechForce offers world-wide experienced, professional business teams to companies looking to leverage growth by outsourcing and augmenting their sales channel. EDATechForce provides all elements of high-end sales management necessary to take your business to the next level.



Read the complete story ...


Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise