ArterisIP and ResilTech Announce Strategic Partnership to Facilitate ISO 26262 Compliance for Complex Autonomous Automotive Systems

Joint engineering and integration effort simplifies and accelerates ISO 26262 FMEDA and diagnostic coverage for ASIL D qualification

CAMPBELL, Calif. and PONTEDERA, Italy — June 20, 2017 — ArterisIP, the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, and ResilTech S.R.L., the leader in resilient computing and functional safety for automotive systems, today announced a strategic partnership to help semiconductor design teams efficiently validate ISO26262 functional safety levels for automotive systems-on-chip.

The growth in supercomputer-like performance required for city-driving autonomous vehicles is causing explosive adoption of highly parallel chip architectures using  cache coherency for machine learning, computer vision and sensor fusion. This, in turn, magnifies the complexity of functional safety mechanisms and diagnostic coverage analyses required to achieve the ISO 26262 ASIL D level. Both companies think that for full commercial deployment, automated driving electronics will require ASIL D functional safety level certification. Because these SoC architectures are implemented in the physical world through the configuration of inter-processor communications, the on-chip SoC interconnect bears the burden of simultaneously satisfying these conflicting requirements.

The ArterisIP and ResilTech partnership addresses these issues by providing SoC designers:

  • A quantitative (FMEDA) and qualitative (FMEA) functional safety assessment of the  ArterisIP Ncore Cache Coherent Interconnect and the  Ncore Resilience Package IP
  • A complete set of ISO 26262 deliverables for multiple SoC reference designs, which can then be used as a foundation for design teams to prepare ISO 26262 work products for their own custom SoC designs
  • Tools and methods to automate this work, including directing fault injection campaigns using industry-leading EDA tools
  • Consulting services by experienced functional safety and interconnect IP experts to help ArterisIP and ResilTech customers more quickly perform their own ISO 26262 activities

“Working with ArterisIP allows ResilTech to apply its automotive resilience expertise to a broad range of automotive SoC projects,” said Andrea Bondavalli, Senior Board Member and Co-Founder of ResilTech. “Our goal is to not only provide interconnect-specific functional safety knowledge to ArterisIP automotive customers, but to also ultimately facilitate a resilience verification solution for highly complex SoCs.”

“We are excited to be working with ResilTech to accelerate ISO 26262 functional safety analyses for automotive semiconductor designers creating the world’s most advanced autonomous driving SoCs,” said K. Charles Janac, President and CEO of ArterisIP. “A key objective of our partnership with ResilTech is to build a highly productive functional safety ecosystem for our mutual customers.”

About ArterisIP

ArterisIP provides  system-on-chip (SoC) interconnect IP to accelerate SoC semiconductor assembly for a wide range of applications from IoT to mobile phones, cameras, automobiles, SSD controllers and servers for customers such as  SamsungHuawei / HiSiliconMobileyeAltera (Intel), and  Texas Instruments. ArterisIP products include the  Ncore cache coherent and  FlexNoC non-coherent interconnect IP, as well as optional  Resilience Package (functional safety) and  PIANO automated timing closure capabilities. Customer results obtained by using the ArterisIP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit  www.arteris.com 

 


Contacts:

Kurt Shuler
ArterisIP
+1 408 470 7300
Email Contact

Francesco Rossi
ResilTech
+39 0587-212465
francesco.rossi@resiltech.com




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise