Call for Papers: IEEE International Symposium on Hardware Oriented Security and Trust (HOST)

May 2018, Washington DC Metro Area
http://www.hostsymposium.org/

Sep 15, 2017 -- IEEE International Symposium on Hardware Oriented Security and Trust (HOST) aims to facilitate the rapid growth of hardware-based security research and development. HOST highlights new results in the area of hardware security. Relevant research topics include architectures, design methods, circuits, and applications of secure hardware. HOST 2018 invites original contributions related to (but not limited to) the following:

  • Hardware security primitives (Crypto, PUFs, RNGs)
  • Hardware design techniques to facilitate software and/or system security
  • Architecture support for security
  • Side-channel analysis, attacks, and protection
  • Hardware Trojan attacks, detection, and countermeasures
  • Hardware security test and verification
  • FPGA and system-on-chip (SoC) security
  • Supply chain risk mitigation (e.g., counterfeit detection & avoidance)
  • Reverse engineering and hardware obfuscation
  • Fault injection and mitigation
  • Metrics, policies, assessment, and standards related to hardware security
  • Hardware IP trust (watermarking, metering, trust verification)
  • Trusted manufacturing including split manufacturing and 2.5/3D integration
  • Hardware tampering attacks and protection

You can register and submit your paper at https://easychair.org/conferences/?conf=host2018. The page limit is 8 pages, double column, IEEE format, with a minimum font size of 10 point. The paper selection will involve a double blind review process. Therefore, the identity of authors must not be revealed, directly or indirectly, anywhere in the manuscript. Only work that has not been previously published at the time of the conference will be considered. Duplicate submissions to concurrent conferences are not permissible, and if encountered will be rejected and reported to IEEE.

HOST 2018 will accept proposals for workshops, tutorials, and demos on Easychair after the paper submission deadline. More information will be disseminated in future Calls.

IMPORTANT DATES:
Registration of Title + Abstract: Sept. 25, 2017

Paper Submission (Notification): Oct. 2, 2017 (Jan. 15, 2018)

Tutorial Proposal Submission (Notification): Dec. 1, 2017 (Jan. 15, 2018)

HW Demo Proposal Submission (Notification): Jan. 15, 2018 (Feb. 15, 2018)

Camera-ready Paper Submission: Feb. 23, 2018




Review Article Be the first to review this article
Aldec


Jobs
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise