Cadence Full-Flow Digital and Signoff Tools and Custom/Analog Tools Certified and Enabled for Intel 22FFL Process Technology

Design flow provides optimal PPA for Intel Custom Foundry customer base

SAN JOSE, Calif., Sept. 19, 2017 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its full-flow digital and signoff tools and its custom/analog tools have been certified/enabled for the Intel® 22FFL (FinFET Low-Power) process, which provides up to 100X lower leakage and a 2.5X active power reduction compared with its previous 22GP (general purpose) offering. Intel Custom Foundry utilized a PowerVR GT7200 graphics processing unit (GPU) from Imagination Technologies as part of the certification process.

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_) (PRNewsFoto/CADENCE DESIGN SYSTEMS, INC.)

The Cadence® flow, available to Intel Custom Foundry customers now, provides designers with optimal power, performance and area (PPA) for the creation of advanced-node mobile and embedded devices. To learn more about the Cadence full-flow digital and signoff solutions in the flow, visit www.cadence.com/go/intel22ffldands. For information about the Cadence custom/analog solutions in the flow, visit www.cadence.com/go/intel22fflcanda.

The tool certification and enablement provide Intel Custom Foundry customers with a complete and integrated system-on-chip (SoC) design flow. The following Cadence tools are included in the flow:

  • Innovus Implementation System: This massively parallel physical implementation system utilizes GigaPlace placement technology, GigaOpt optimization technology and integrated color-/pin-access-/variability–aware routing and timing closure to deliver high-quality designs with competitive PPA targets while accelerating time to market.
  • Genus Synthesis Solution: This RTL synthesis and physical synthesis engine mitigates productivity challenges faced by RTL designers, delivering up to 5X faster synthesis turnaround times and up to 20 percent datapath area reduction, while scaling linearly beyond 10M instances.
  • Quantus QRC Extraction Solution: This solution uses a single Intel Custom Foundry-certified techfile and delivers a faster, scalable solution by supporting both cell-level and transistor-level extractions during design implementation and signoff with best-in-class accuracy versus foundry golden.
  • Tempus Timing Signoff Solution: This massively parallelized timing signoff solution provides full-chip static timing analysis (STA) with gate-level delay calculation including signal integrity analysis, advanced on-chip variation analysis, advanced-node functionality required for double-patterning and waveform effects, and optimization for timing and leakage power.
  • Voltus IC Power Integrity Solution: This cell-level power integrity solution supports comprehensive electromigration and IR drop (EM/IR) design rules and requirements while providing full-chip SoC power signoff accuracy.
  • Voltus-Fi Custom Power Integrity Solution: This transistor-level power integrity solution supports comprehensive EM/IR design rules and requirements while providing SPICE-level power signoff accuracy for analog, memory and custom digital IP blocks.
  • Physical Verification System: This system includes advanced technologies and rule decks to support design rule checks (DRCs), layout versus schematic (LVS), advanced metal fill, yield-scoring, voltage-dependent checks and in-design signoff.
  • Virtuoso® Analog Design Environment (ADE) Product Suite: The suite enables engineers to fully explore, analyze and verify designs, ensuring that design quality is fully optimized within compressed design cycles.
  • Virtuoso Layout Suite: The suite supports custom/analog, digital, and mixed-signal designs at the device, cell, block and chip levels, offering accelerated performance and productivity.
  • Spectre® Classic Simulator, Spectre Accelerated Parallel Simulator (APS) and Spectre RF Simulation: These products deliver fast and accurate circuit simulation of complex analog, radio frequency (RF) and mixed-signal circuits with full support for advanced-node device models and parasitics.

Intel's new 22FFL process delivers transistor drive currents on par with Intel's 14nm technology. It has single patterned interconnects and simplified design rules for ease of use. For more information, please contact  Intel Custom Foundry.

"Since 2011, Intel has delivered over 7 million FinFET wafers, and the new 22FFL process leverages all of that manufacturing experience to create a differentiating design platform for next generation IoT and entry mobile products," said Dr. Changhong Dai, vice president, Technology and Manufacturing Group, and director, Technology Optimization Solutions at Intel Custom Foundry. "Intel Custom Foundry has worked closely with Cadence to deliver a complete design ecosystem for our customers who are creating innovative FinFET designs. The certified Cadence digital and signoff tools and custom/analog tools combined with the comprehensive Intel Custom Foundry 22FFL platform offer our mutual customers a complete and integrated flow to help them achieve optimal PPA on Intel's 22FFL process technology." 

Mark Dickinson, executive vice president, PowerVR, Imagination Technologies, said, "Our PowerVR XT family of GPUs is designed to enable advanced graphics and efficient GPU compute performance for a wide range of mobile and embedded devices. The collaboration with Intel Custom Foundry and Cadence has enabled us to ensure the Cadence design flow provides great efficiencies on the new Intel Custom Foundry 22FFL process."

"Our collaboration on the certification process provides customers with added confidence that they can overcome design complexities using the Cadence flow on Intel Custom Foundry's 22FFL design platform," said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. "Intel Custom Foundry customers can now create differentiated SoCs on the new Intel 22FFL process using trusted, certified Cadence tools that can enable designers to deliver products to market faster."

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company's System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

 

View original content with multimedia: http://www.prnewswire.com/news-releases/cadence-full-flow-digital-and-signoff-tools-and-customanalog-tools-certified-and-enabled-for-intel-22ffl-process-technology-300521807.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
Intel
Web: http://www.cadence.com




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
ESD Alliance/Accellera Panel Takes Executive View on Returning to the Office
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
Jobs
Logic Design Engineer for Intel at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise