Cadence DFM Signoff Solutions Achieve Qualification for Samsung 28nm FD-SOI/14nm/10nm Process Technologies


SAN JOSE, Calif., Sept. 24, 2017 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its set of Design for Manufacturing (DFM) tools are now qualified on Samsung Electronics' 28nm FD-SOI/14nm/10nm process technologies. The Cadence DFM solutions have been updated to comply with Samsung Foundry's mandatory 28nm FD-SOI/14nm/10nm process technology requirements, enabling customers to create complex, advanced-node designs for the automotive, mobile, internet of things (IoT), high-performance compute (HPC) and consumer markets.

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_) (PRNewsFoto/CADENCE DESIGN SYSTEMS, INC.)

The Samsung Foundry's process design kits (PDKs) for the 28nm FD-SOI/14nm/10nm process technologies are available for download now and incorporate the Cadence Litho Physical Analyzer (LPA), Physical Verification System (PVS) and Cadence CMP Predictor (CCP). In addition to signoff quality, the Cadence DFM tools offer an integration with the Virtuoso® platform and the Innovus Implementation System, providing designers with automated fixing capabilities and overall ease of use. To learn more about the Cadence® DFM tools, please visit

The Cadence DFM solutions provide the following capabilities that satisfy Samsung Foundry's 28nm FD-SOI/14nm/10nm mandatory DFM requirements:

  • LPA: The Cadence LPA provides Process Hotspot Repair (PHR) for signoff and in-design hotspot detection and fixing. The LPA fixing guidelines enable optimal fixing rates, faster runtimes, and less design perturbation.
  • PVS: The Cadence PVS's Manufacturability Analysis and Scoring (MAS) assesses the manufacturability of the design, reducing yield challenges with complex designs.
  • CCP: Using a silicon -calibrated model, the Cadence CCP simulates the CMP planarity variations, detecting foundry-specific CMP hotpots and providing fixing guidelines to reduce the systematic and parametric yield loss due to CMP variations.

"We have worked closely with Cadence to deliver a qualified DFM flow so that our joint customers can meet the mandatory foundry DFM requirements, improving manufacturability of 28nm FD-SOI, 14nm and 10nm designs," said SD Kwon, VP of Logic Process Architecture at Samsung Electronics. "The signoff flow and methodology complement our foundry capabilities, enabling customers to create the highest value by winning the time-to-market race." 

"The qualification of our set of DFM tools ensures that customer designs can meet the Samsung Foundry's DFM standards from design implementation to signoff," said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. "Through our collaboration with Samsung Foundry, customers using the Cadence flow can achieve optimal results with advanced-node designs, improving overall product quality."

About Cadence
Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company's System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
Email Contact 


View original content with multimedia:

SOURCE Cadence Design Systems, Inc.

Cadence Design Systems, Inc.


Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise