Call For Papers 2017 ACM/IEEE Workshop on Variability Modeling and Characterization (VMC)

ACM/IEEE ICCAD, November 16, 2017, Irvine, CA, USA - Variability has emerged as a fundamental challenge to IC design in scaled CMOS technology; and it has profound impact on nearly all aspects of circuit performance. While some of the negative effects of variability can be handled via improvements in the manufacturing process, comprehensive methods are necessary to assess and manage the negative effects of variability, which in turn requires accurate and tractable variability models. The goal of the VMC workshop is to provide a forum for theoreticians and practitioners to freely exchange opinions on current practices as well as future research needs in variability modeling and characterization.

The workshop organizers strongly encourage the submission of early results in the related topics. The submissions will be evaluated by the Technical Program Committee, and the author(s) of the accepted submissions are expected to present the results in the format of posters and few-minutes introductory presentations at the workshop. Proceedings of the workshop are limited to the attendees.


1. Fundamental physics of device variability
2. Compact variability modeling development and applications
3. Statistical extraction of variability
4. Variability test structure design and calibration
5. Design interface with manufacturing and solutions for variability
6. Variability issues in emerging semiconductor technology
7. Temporal variability issues
8. Reliability considerations that may be closely related to variability
9. Variability in computing and systems


Yu Cao, Arizona State University, USA

Chris Kim, University of Minnesota, USA

Colin McAndrew, Freescale, USA

Subhashish Mitra, Stanford University, USA

Hidetoshi Onodera, Kyoto University, Japan

David Pan, UT Texas, USA

Vijay Reddy, Texas Instruments, USA 


Two page maximum in US Letter or A4 format. Submit your work here: 

Submission:  October 10, 2017 

Acceptance:  October 17, 2017

Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise