NAGASE Partners with Accelize Extending FPGA Acceleration-as-a-Service to Complex Data Analytics

TOKYO, JAPAN and AIX-EN-PROVENCE, FRANCE--(Marketwired - October 10, 2017) - NAGASE & CO., LTD., a developer of a unique search engine, and Accelize, an enabler of FPGA Acceleration-as-a-Service, today announced that NAGASE will make its Axonerve™ search IP core available through the QuickAlliance™ network. By becoming a QuickAlliance ecosystem partner, NAGASE joins a growing number of world-class IP providers that offer their IP cores via the Accelize platform for plug-and-play creation and configuration of FPGA accelerators. Through this partnership, NAGASE's advanced content-oriented search technology will be available to the fast-growing community of Cloud FPGA users. Accelize will feature a demonstration of the combined benefit of the Axonerve high-performance search IP and the Accelize framework at OVH summit in Paris on October 17, 2017.

"Accelize is enabling a paradigm shift in how the Cloud industry leverages the benefits of FPGAs with its FPGA Acceleration-as-a-service solution," said Kiyoshi Sato, General manager of NAGASE. "By being part of the QuickAlliance ecosystem, a growing number of accelerator developers will be able to select, test and integrate our IP into FPGA accelerators without needing FPGA design expertise or costly, complex licensing arrangements. As a QuickAlliance partner, our IP can be easily integrated into a wide range of designs for multiple Cloud Service Provider instances. We can't see a better way to tap into the huge opportunity that FPGAs in the cloud represents."

The QuickAlliance program brings together leading providers of FPGA accelerators, IP cores and libraries, FPGA boards and platforms, and design services into one unified ecosystem. FPGA accelerator developers use QuickPlay to create and customize accelerators. QuickPlay enables software developers to combine highly optimized IP cores provided by the QuickAlliance members (such as the Axonerve search IP being announced today) with their own custom functions. These accelerators can then be deployed on premise or as a service on Cloud Service Providers' instances. By delivering products within QuickStore, QuickAlliance members gain access to a wider community of developers with no up-front costs.

"As we continue to work to empower FPGA Acceleration-as-a-Service, we welcome NAGASE to our QuickAlliance ecosystem," says Stephane Monboisset Director of Marketing and Business Development at Accelize. "Data Analytics will be a major pillar of FPGA acceleration in the Cloud, and it is essential for our customers to be able to have access to a wide range of high-value IP cores such as the Axonerve IP."

IP providers interested in joining the QuickAlliance program should contact Accelize to understand how they can take part in this FPGA-as-a-service revolution.

About Axonerve
Axonerve is an IP core using pure, domestic proprietary algorithms and includes a wild card search function. It is suitable for applications such as networking, data mining, high-performance computing, and can perform search processing with high speed and low latency. For more information, visit us

About Accelize
Accelize, a spinoff of PLDA Group, is focused on accelerating the adoption of FPGAs in the Cloud. With its QuickPlay software-defined FPGA development environment, QuickStore pay-per-use marketplace and QuickAlliance network of 3rd party accelerators and IP cores, Accelize is enabling FPGA Acceleration-as-a-service for Cloud Service Providers and developers looking to create, deploy, and monetize FPGA accelerators in IT infrastructures. For more information, visit

Accelize, QuickPlay, QuickStore, and QuickAlliance are trademarks of PLDA Group.

Press Contacts:

Toni Sottak 
Email Contact 
USA: (408) 876-4418

Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Test and Measurement System Architect for Xilinx at San Jose, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Upcoming Events
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021
Verific: SystemVerilog & VHDL Parsers

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise