RISC-V Ecosystem to Present at 15th International System-on-Chip (SoC) Conference, Exhibit & Workshops

Six Companies from the RISC-V Ecosystem to Host Speaking Sessions at Conference

(BUSINESS WIRE) — October 18, 2017 — RISC-V Foundation:

 

WHERE:

The 15th International System-on-Chip (SoC) Conference, Exhibit & Workshops, University of California, Irvine (UCI) , Irvine, Calif., 92697, Calit2 Building 2
 

WHEN:

Wednesday, Oct. 18 to Thursday, Oct. 19, 2017
 

WHAT:

The RISC-V Foundation will feature six member organizations at this year’s International SoC Conference. Ted Speers, VP and Head of Product Architecture and Planning for Microsemi SoC Group, a founding RISC-V member, is a keynote speaker addressing the challenges and possibilities of the open, free RISC-V ISA. Additionally, Foundation members including Codasip, Dover Microsystems, Imperas, SiFive and UltraSoC will present at this year’s show. RISC-V speaking sessions include:

  • Keynote: “RISC-V Challenges and Possibilities
    • When: Wednesday, Oct. 18, 2017 at 1 – 1:50 p.m. PT
    • Who: Ted Speers at Microsemi
  • Introducing the New RISC-V U54 Coreplex
    • When: Wednesday, Oct. 18, 2017 at 1:50 – 2:20 p.m. PT
    • Who: Jack Kang at SiFive
  • RISC-V Models and Simulation Enable Early Software Bring Up
    • When: Wednesday, Oct. 18, 2017 at 2:20 – 2:50 p.m. PT
    • Who: Larry Lapides at Imperas Software Ltd.
  • System-wide Visibility and Analytics
    • When: Wednesday, Oct. 18, 2017 at 2:50 – 3:20 p.m. PT
    • Who: Gajinder Panesar at UltraSoC
  • The Dover PIPE: Processor Interlocks for Policy Enforcement
    • When: Wednesday, Oct. 18, 2017 at 3:30 – 4 p.m. PT
    • Who: Steven Milburn at Dover Microsystems
  • A High-Level Design Methodology for RISC-V Processor Development
    • When: Wednesday, Oct. 18, 2017 at 4 – 4:30 p.m. PT
    • Who: Dan Ganousis at Codasip
  • RISC-V and prpl: Why RISC-V will Become the Most Secure Processor Architecture
    • When: Thursday, Oct. 19, 2017 at 4 – 4:30 p.m. PT
    • Who: Art Swift at prpl Foundation

1 | 2  Next Page »



Review Article Be the first to review this article
Aldec


Featured Video
Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Jobs
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Senior Software Architect Internet for EDA Careers at San Jose, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise