Breakthrough innovation for TSMC 180 nm BCD Gen 2 process: Up to 30% savings in silicon area with the new SpRAM RHEA

Grenoble, France - November 27, 2017 - The BCD process technology has been around since the mid-eighties, but there has more recently been phenomenal interest and growth in BCD technology. This has been driven by the growing need in Power Management IC  (PMICs), motor-control, power audio and many other applications targeting the consumer, industrial or automotive markets. The need for more intelligence embedded in these integrated circuits has led to the integration of MCUs and consequently of RAMs, with growing requirements for larger capacity.

Relying on robust, dense and low-power RAMs is pivotal for Fabless companies; the appraised single-port RAM RHEA compiler combines all three of these characteristics. Users of the  TSMC 180 nm BCD Gen 2 process now benefit from the most competitive RAM. Thanks to its innovative architecture, the density of RAMs has improved by up to 30% and dynamic power consumption savings can reach up to 50%. Furthermore, the  single-port RAM RHEA compiler supports multiple power saving modes, thus reducing static power consumption by up to 8 times in minimum data retention mode, as low as 1.0 V, compared to stand-by mode.

SpRAM RHEA instance of 2kx32 is as dense as 0,342 mm2 and features a dynamic power consumption as low as 65,27 uA/MHz, with a leakage current reduced down to 1,6 uA. SoC designers targeting the  TSMC 180 nm BCD Gen 2 process now benefit from a ready-to-use compiler to instantiate RAMs between 256 bits and 328 kbits. Multiple form factors are supported to ease SoC integration. The  memory compiler provides all views needed for a fast and smooth SoC integration including for BIST support.

"This new  RAM compiler for the  TSMC 180 nm BCD Gen 2 process relies on our robust RHEA architecture," says Frederic POULLET, Business Operations Manager for memories at Dolphin Integration. "The SpRAM RHEA has benefited from our stringent qualification process and is silicon proven in numerous processes down to 55 nm, in various variants such as uLP, uLPeF, LP, LP eF and HV. The BCD process technology is a perfect example of the relentless innovation that drives the  semiconductor industry in terms of application, design and process technology. Driven by markets that did not exist some years ago and the increasing interest from SoC designers for its impact on power loss, cost and board space, the demand for the  TSMC 180 nm BCD Gen 2 process has exploded in recent times. We are very excited to contribute to this trend."

Review Article Be the first to review this article

Design Tips for Heavy Copper PCBs

Featured Video
Sr. Principal FPGA for Northrop Grumman Mission Systems at Morrisville, North Carolina
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Principal Electronics Engineer Test-20004966 for Northrop Grumman Mission Systems at Falls Church,, Virginia
Principal Circuit Design Engineer for Rambus at Chapel Hill, North Carolina
Upcoming Events
Embedded Vision Summit 2020 at Santa Clara Convention Center Santa Clara CA - May 18 - 21, 2020
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise