PLDA Announces Availability of XpressRICH5™ PCIe 5.0 Controller IP

PLDA’s XpressRICH5 is Available now for early PCIe 5.0 technology adopters looking to start SoC, ASIC, and FPGA design and prototyping

SAN JOSE, Calif. — (BUSINESS WIRE) — June 1, 2018 — PLDA, the industry leader in PCI Express® interface IP solutions, today announced availability of their XpressRICH5™ PCIe® 5.0 Controller IP. PLDA’s XpressRICH5 supports rev. 0.7 of the PCIe 5.0 Specification and is available for ASIC, SoC and FPGA implementation, allowing early adopters to seamlessly improve their link throughtput to 32 GT/s per lane and reduce their overall latency. This level of performance is highly anticipated by developers of leading edge applications in Artificial Intelligence (AI) and Machine Learning (ML), data center storage and networking, and High Performance Computing (HPC).

The accelerated transition from PCIe 4.0 to PCIe 5.0 is paving the way for hyperscale data centers in the race to 100G and 400G Ethernet. The PCI-SIG consortium expects rev. 1.0 of the PCIe 5.0 specification to be released in 2019.

PLDA’s XpressRICH5 provides full support of the PCIe 5.0 rev. 0.7 specification (32 GT/s) for ASIC, SoC and FPGA implementation, and allows seamless migration from FPGA prototyping to ASIC/SoC production with the same RTL code base. PLDA’s XpressRICH5 controller IP also features:

  • A Core architecture extended to support the 512-bit data path required for handling PCIe 5.0 x16 throughput comfortably
  • Advanced built-in Reliability/Availability/Serviceability (RAS) features that enable safe and reliable deployment of IP in mission-critical SoCs. RAS features include:
    • PIPE interface snoop module, providing real-time access to unscrambled traffic for easier debug.
    • Programmable LTSSM, ACK, NACK, and REPLAY timers, allowing safe operation with non-compliant devices and systems.
    • Programmable Flow Control (FC) update priority, delivering performance tuning and optimization.

A vibrant ecosystem of PHY IP vendors and Verification IP (VIP) vendors working hand in hand with PLDA to offer complete pre-validated solutions for PCIe 5.0, thus providing customers with a wide range of options.

According to Arnaud Schleich, CEO of PLDA, “PCIe 5.0 is a significant step forward in the ever-increasing need for faster semiconductor devices. PLDA’s extensive experience in PCIe development began with the very first iterations of PCI in the mid 90s. This legacy of expertise assures our customers that PLDA’s XpressRICH5 will provide them the reliability and ease of integration they need as they transition to a new platform.”

More Information:

  • For information on PLDA’s new XpressRICH5 Controller IP, please visit PLDA’s PCIe 5.0 IP webpage
  • Visit PLDA at an upcoming industry event:
    • PCI-SIG DevCon 2018. June 5 and 6, 2018 in Santa Clara, CA: PLDA will be demonstrating our latest products. To register and attend PCI-SIG DevCon please visit .
    • DAC 2018. June 24-28, 2018 in San Francisco, CA: PLDA’s Sr. FAE, Trupti Gowda, will present "Will PCIe 5.0 become ubiquitous in tomorrow’s SOCs?" To register and attend DAC 2018, please visit
  • To discuss your specific project needs, please contact PLDA at

About PLDA
PLDA has been successfully delivering PCI and PCI Express IP for more than 20 years. With over 6,200 licenses, PLDA has established a vast customer base and the world’s broadest PCIe ecosystem. PLDA has maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time to market for their ASIC and FPGA based designs. PLDA provides a complete PCIe solution with its IP cores, FPGA boards for ASIC prototyping, PCIe BFM/testbenches, PCIe drivers, and APIs. PLDA is a global company with offices in North America (San Jose, California), Europe (France, Italy, and Bulgaria), and Asia (China, Taiwan).
PCI-SIG, PCI Express and PCIe are trademarks or registered trademarks of PCI-SIG. All other trademarks are the property of their respective owners.


Romain Tourneau, +33 4 28 38 04 66
Marketing Manager
Email Contact

Review Article Be the first to review this article

Design Tips for Heavy Copper PCBs

Featured Video
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior and (less) Senior Design Verification Engineers for EDA Careers at San Jose and Austin, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Upcoming Events
Linley Spring Processor Conference - NOW A VIRTUAL EVENT at Virtual Event CA - Apr 6 - 9, 2020
Embedded Vision Summit 2020 at Santa Clara Convention Center Santa Clara CA - May 18 - 21, 2020
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise