Avery Design Systems Fast Tracks PCI Express 5.0 VIP

TEWKSBURY, Mass. — (BUSINESS WIRE) — June 1, 2018 — Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of major updates to the company’s flagship PCI Express® (PCIe®) 5.0 and PIPE 5.1 VIP solution.

The PCIe 5.0 VIP supports the latest new features including 32 GT/s speed, Equalization updates, PIPE 5.1 widths and frequencies up to 64 bits and 4000 MHz, and Precoding. Enhancements to protocol tracker logs, protocol checks, and compliance testsuite improve debug and address head-on the verification challenges associated developing Gen5 designs.

“Avery is a leader in PCIe VIP and with the emergence of 5.0 enabling an entirely new class of storage, networking, GPUs, chipsets, and many other devices, it creates new verification challenges that must be addressed for new higher 32 GT/s speeds,” said Chris Browy, vice president of sales/marketing at Avery. “Our customers can be confident in developing their new products knowing our SystemVerilog/UVM verification solution including models, protocol checking, and compliance testsuites plus our partnership efforts with several crucial controller and PHY IP vendors to ready pre-validated, best in class total IP solutions will be able to tackle these new PCIe 5.0 design verification challenges.”

Visit Avery at PCI-SIG® Developers Conference 2018 June 5-6, 2018 at the Santa Clara Convention Center in Santa Clara, CA.

About Avery Design Systems

Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for gate-level X-pessimism verification and real X root cause and sequential backtracing; and robust core-through-chip-level Verification IP for PCI Express, CCIX, Gen-Z, USB, AMBA, UFS, MIPI CSI/DSI, I3C, GDDR, DDR/LPDDR, HBM, ONFI/Toggle, NVM Express, SATA, AHCI, SAS, eMMC, SD/SDIO, CAN FD, and FlexRay standards. The company has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.



Contact:

Avery Design Systems
Chris Browy, 978-851-3627
Email Contact




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise