Excellicon's ConTree enables designer to plan for Clock Tree structures and guide their CTS engine for better results

June 21, 2018 - Laguna Hills, CA

Excellicon Inc. an innovative provider of end-to-end timing closure and constraints products announced release of its latest product “ConTree” for analyzing the clocking logic pre-CTS and for verifying the existing clock tree’s post-CTS.

Through ConTree users will be able to significantly reduce clock skew, build an optimized clock tree, reduce power and shorten the overall timing closure iteration cycles.

 

In preparation for Clock Tree synthesis often the designer need to gain understanding of the clocking logic. This includes clock distribution analysis, clock relationships, cells to be used in the clock tree, prior clock tree inside the Macro’s and many others.

Today, this is a manual and time consuming work which often leads to inefficient building of clock trees that ultimately impact the timing closure cycles.

Through ConTree, designers can automatically create intelligent clock skew groups, identify the pins that are needed to be excluded from clock balancing, remove redundant logic in the clock path, formally analyze the non-propagating clocks, jitter analysis and many other situations. Finally, users can use ConTree to create the CTS Spec file to be used to drive the clock tree synthesis.

Once the clock tree is synthesized the validation is crucial. ConTree can perform deep analysis of all clock tree cells, derating effects, verification of clock path across the power domains etc. The product also provides a rich capabilities for reporting, debugging and visualization of results.

Himanshu Bhatnagar, CEO of Excellicon said “ConTree does something that no other tool can. It improves the quality of the clock trees by quantifying the quality of the clock tree before and after it is implemented by the CTS tools. The designer gains deep understanding and insight of the clocking using ConTree as opposed to accepting the CTS tools result and being at risk of discovering design issues later.”

ConTree provides another addition to Excellicon products which ensures designers can cover all aspects of timing closure process from early stages of design to final tapeout.

About Excellicon

Excellicon is an innovative provider of end-to-end Timing Closure and Constraints Analysis solutions for the automation of constraints authoring, completion, and validation from RTL to GDS with innovative analysis and debugging infrastructures. Excellicon products ConMan (Constraints Manager), ConCert (Constraints Certifier), ConCert-ET (Exceptions Toolbox), ConCert-BT (Budgeting Toolbox), and ConTree (CTA Analysis & Verification) products to address the needs of designers at every stage of SOC design and implementation in a unified environment. – Timing Closure; Done Once! Done Right!

For further information contact:

Rick Eram

www.excellicon.com



Read the complete story ...


Review Article Be the first to review this article

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! SEMI’s Innovation for a Transforming World
intelThe Dominion of Design
by intel
The Long Game: Product and Security Assurance
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Setting a High Standard for Standards-Based IP
Jobs
SerDes Applications Design Engineer for Xilinx at San Jose, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
Innovation for a Transforming World -virtual Event at United States - Jul 13 - 14, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise