EDA know-how for safe Power Regulation Networks implementation unveiled at ENIAC's THINGS2DO E.U. project final review.

Grenoble, France - June 18, 2018 - On June 13-14th, 2018, Dolphin Integration, partner of the ENIAC’s THINGS2DO European project, showcased its achievements with PowerStudio™, its cutting-edge EDA tool for safe Power Regulation Networks implementation.

The  THINGS2DO Pilot Line (2014-2018) aimed at building a FD-SOI-based European ecosystem fostering innovations for a successful introduction of products onto the market. The project funded and supported the development of major FD SOI-based IPs and ASICs as well as EDA tools. It also proved that FD-SOI substrates perfectly fit IoT and automotive new applications thanks to its low-power consumption capabilities. For instance, it allows to dynamically take control on threshold voltage and compensate for temperature variations, driving speed improvement by 200% for ultra-low voltage applications.

“Being involved in the THINGS2DO project was an opportunity for Dolphin Integration to start introducing FD-SOI in its automatic design methodologies,” said Frederic Poullet, Dolphin Integration’s CTO. “Dolphin Integration plans to offer a full suite of tools allowing its customers to implement right-on-first-pass Power Regulation Networks.”

Dolphin Integration provides energy efficient IPs and ASIC services dedicated to the low-power application market and supports its internal teams with tailor-made software tools. Willing to go further, and to address the specific needs of its customers in low-power design, Dolphin Integration develops PowerStudio™, a global solution for the optimization of Power Regulation Networks (PRNet) to be used at an early stage of the SoC design process. Indeed, PRNet integration paves the way for new design challenges, which need to be handled:

  • Noise: Noise propagation issues with high-sensitive analog and digital components, especially in advanced technology nodes. 
    PowerStudio™, thanks to two powerful mode-related simulations, checks whether the noise tolerance of each sensitive component of a SoC is properly respected within the various SoC usage conditions.
  • Power supply integrity: Analysis issues to verify whether the defined supply has accurately propagated throughout the PRNet.
    PowerStudio™ streamlines the Mode Transition Check effects over the PRNet by simulating the power supply integrity of each component of a SoC during mode transitions. However,the Noise Propagation Check verifies whether the power supply noise profile of a sensitive load (e.g. audio CODEC) remains below its tolerance template in a steady mode.

The first module of PowerStudio™ will also embed architecture optimization features at the schematic level, in terms of FoM-based cost optimization, mode management, margin cuts and integrability rate-based risk optimization.

Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise