NetSpeed unveils Orion AI – Delivering extreme performance and ultimate efficiency for next-gen AI SoCs

21st Jun 2018 -  NetSpeed Systems today announced the release of Orion AI, the industry’s first SoC interconnect solution targeted specifically for AI-enable SoC applications. It includes advanced features such as multicast and broadcast to improve performance and efficiency in AI-enable SoCs and accelerator ASICs used for datacenters, autonomous vehicles, AR/VR, and advanced video analytics. Orion AI builds on NetSpeed’s silicon-proven Orion IP which has been licensed to pioneering AI companies including Horizon Robotics, Cambricon, Baidu and Esperanto.

Artificial Intelligence (AI) is making its way into many applications including vision, speech,  forecasting, robotics and diagnostics. These emerging applications require a whole new level of processing capability and are driving sweeping changes in computational architectures and a dramatic shift in SOC design. 

“Inside these new SOCs there is a new data flow,” said Sundari Mitra, CEO of NetSpeed. “Typically, there are a large number of compute elements which need to perform peer to peer data exchange rapidly and efficiently. Previous architectures operated differently, with processing units using a central memory as an interchange system. AI systems need ‘any-to-any’ data exchanges that benefit from wide interfaces and need to support long bursts. One of the key advantages that Orion AI brings is the ability to support many multicast requests and to support non-blocking transfers.”

Orion AI was designed to provide extreme performance—terabits of on-chip bandwidth—and has an underlying architecture that can support thousands of compute engines. It provides super-wide data paths with interfaces of up to 1024 bits, higher for internal structures, and can support long bursts of up to 4K Bytes.

Orion AI is powered by NetSpeed’s Turing machine learning engine which uses supervised learning to explore and optimize SoC design and architecture. This is an AI-inside approach that Linley Gwennap, principal analyst at the Linley Group described, “is like having a guru architect on call to provide design advice. Processor architects can take Turing’s advice and then devote their time to solving the other hard problems in their SoC design."




Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
D2S Brings GPU Acceleration to Semiconductor Design and Manufacturing
Jobs
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Software Engineer for EDA Careers at RTP, North Carolina
Upcoming Events
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise