Cadence JasperGold Formal Verification Platform Enables Hitachi to Develop Measures for Fault Avoidance to Comply With IEC 61508 Series SIL 4 Requirements

Hitachi uses Cadence formal verification technologies to improve verification methodology for its ν COSS S-zero functional safety controller

SAN JOSE, Calif. — (BUSINESS WIRE) — July 5, 2018 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Hitachi, Ltd. has used the Cadence® JasperGold® Formal Verification Platform to develop ν COSS® S-zero®, an industrial facilities functional safety controller that has been certified for Safety Integrity Level (SIL) 3 in accordance with the International Electrotechnical Commission® (IEC) 61508 Series functional safety standard. Through use of the Cadence technologies, Hitachi successfully developed measures for fault avoidance to comply with IEC 61508 Series SIL 4 requirements, ensuring that its functional safety controller operates correctly in response to its inputs and maintains safety.

Hitachi used the JasperGold platform to easily adopt formal methods and perform the multiple hardware verification tasks needed to deliver a robust, fail-safe mechanism that meets IEC 61508 safety requirements. Use of the Cadence technologies helped Hitachi verify hardware calculation elements that were developed internally for system-specific controls. The JasperGold platform’s ProofCore technology, which analyzes the design under test (DUT), helped Hitachi improve its verification environment to ensure that the functional safety controller operates correctly in response to its inputs while maintaining safety. Hitachi also incorporated Cadence simulation and emulation solutions with the JasperGold platform to achieve 100 percent verification of the safety requirements.

“Functional safety compliance is critical for industrial facilities systems and our customers,” said Masahiro Shiraishi, group leader engineer of Control System Platform Division, Omika Works at Hitachi, Ltd. “When compared with our previous verification methodology that was based on dynamic simulation, our new formal methodology based on the Cadence JasperGold platform allowed us to identify corner case bugs much earlier. Our close collaboration with Cadence lets our customers confidently adopt our industrial facilities functional safety controller knowing that it meets IEC 61508 compliance requirements.”

For more information on the JasperGold platform, please visit www.cadence.com/go/jaspergoldfs.

The JasperGold Formal Verification Platform is part of the Cadence Verification Suite. It supports the company’s System Design Enablement strategy, which enables system and semiconductor companies to create complete, differentiated end products more efficiently. The Cadence Verification Suite is comprised of the best-in-class JasperGold, Xcelium, Palladium® Z1 and Protium S1 core engines, verification fabric technologies and solutions that increase design quality and throughput, fulfilling verification requirements for a wide variety of applications and vertical segments.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2018 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.



Contact:

Cadence Newsroom
408-944-7039
Email Contact




Review Article Be the first to review this article
Featured Video
Editorial
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Breaking Down Chip Design Functional Verification with Breker’s Adnan Hamid
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Welcome Back to DAC – in Person – in San Francisco
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
CSM Design Verification Lead for Apple Inc at Cupertino, California
NAND Hardware Engineer for Apple Inc at Cupertino, California
Upcoming Events
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021
67th Annual International Electron Devices Meeting at Hilton San Francisco Union Square Hotel San Francisco, CA - Dec 13 - 15, 2021
DVCon India 2021 at India - Dec 14 - 16, 2021
SEMICON Japan 2021 Hybrid at Tokyo Big Sight / Online Tokyo Japan - Dec 15 - 17, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise