PLDA and HPE collaborate to develop Gen-Z semiconductor IP

PALO ALTO, Calif., July 26, 2018 (GLOBE NEWSWIRE) -- Hewlett Packard Enterprise (NYSE:HPE) and PLDA®, an industry leader in high-speed interconnect IP, today announced a joint collaboration to meet the challenges of next-generation connectivity for advanced workloads. Gen-Z is a new open interconnect protocol and connector developed by the Gen-Z Consortium to solve the challenges associated with processing and analyzing huge amounts of data in real time. HPE and PLDA are working together to develop Gen-Z semiconductor IP designed to the Gen-Z Core Specification 1.0.

Announced in February 2018, the Core Specification 1.0 enables the industry to begin the development of products that incorporate the Gen-Z interconnect protocol.

Creating one standard interconnect is important because it allows any component – processing, memory, accelerators, networking – to talk to any other component as if it were communicating with its own local memory using simple commands. PLDA’s Gen-Z IP will provide the building blocks to create high performance low latency solutions where every device in the system is connected at the speed of memory.

“PLDA is proud to collaborate with HPE to provide comprehensive design IP to silicon providers to enable volume production of Gen-Z compatible components and to enable system vendors to utilize the Gen-Z silicon components to build network, storage and compute systems and solutions,” said Arnaud Schleich, CEO, at PLDA. “This will enable an open ecosystem of Gen-Z building blocks for a variety of solutions from the intelligent edge to the cloud.

With Gen-Z, the industry can simultaneously support memory, I/O, storage and different forms of compute on a common disaggregated, composable or memory-semantic fabric (or interconnect).

Gen-Z reflects a broader industry trend that recognizes the importance and role of open standards in providing a level playing field to promote adoption, innovation and choice. By enabling technologists to collaborate and contribute to an open and competitive ecosystem, Gen-Z will help the industry fundamentally change how the world thinks about computing.

“At HPE, we recognize the need to partner in the development of new architectures and technologies that can effectively meet the needs of our customers,” said Mark Potter, CTO, HPE and Director, Hewlett Packard Labs. “HPE is committed to supporting open standards and working collaboratively to develop this new interconnect. The collaboration with PLDA is a demonstration of HPE’s commitment to the development and industry-wide proliferation of Gen-Z, an important technology in meeting the demands of the modern data center and in creating a Memory-Driven Computing architecture.”

With Gen-Z, the industry can combine fast persistent memory, DRAM and task-specific processing and accelerators on a fast memory fabric without legacy constraints or device hierarchies. This approach optimizes and simplifies system configurations to deliver optimal performance tailored to specific user demands simply and efficiently with better performance at reduced cost.

About PLDA
PLDA is a leading developer and licensor of Semiconductor Intellectual Property (SIP) specializing in high-speed interconnect protocol standards. Since 2001, PLDA focuses on implementation of the PCI Express protocol (maintained by the PCI-SIG Industry Consortium), and has established itself as a leader in that space with over 3,000 customers and 6,200 licenses in over 60 countries. PLDA is a global technology company with offices in Silicon Valley, France, Bulgaria, Taiwan, and China. For more information visit http://www.plda.com.

About Hewlett Packard Enterprise
Hewlett Packard Enterprise is a global technology leader focused on developing intelligent solutions that allow customers to capture, analyze and act upon data seamlessly from edge to cloud. HPE enables customers to accelerate business outcomes by driving new business models, creating new customer and employee experiences, and increasing operational efficiency today and into the future.

Editorial contacts

Lindsey Berryhill, HPE
Lindsey.Berryhill@hpe.com

Primary Logo




Review Article Be the first to review this article
Aldec

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automation of the UVM Register Abstraction Layer
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Virtual 2020 CEO Outlook Set for June 17
Colin WallsEmbedded Software
by Colin Walls
Multiple constructors in C++
Jobs
Software Engineer for EDA Careers at RTP, North Carolina
Senior Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Upcoming Events
Sensors Expo & Conference at McEnery Convention Center 150 W. San Carlos Street SAN JOSE CA - Jun 22 - 24, 2020
Nanotech 2020 Conference and Expo at National Harbor MD - Jun 29 - 1, 2020
IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2020 at Limassol Hotel, Amathus Area, Pareklisia Cyprus - Jul 6 - 8, 2020
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise