Silicon Valley Company unveils revolutionary Artificial Intelligence (AI) driven Processor Generator

Sunnyvale, CA. — October 5, 2018 — Mirabilis Design announced the immediate release of VisualSim Artificial Intelligence (AI)-driven Processor Generator for performance analysis and architecture exploration of System-on-Chip (SoC) and Embedded Systems. The generated model is pipeline-accurate and has port integration with standard buses and memories. This processor model is used to compare different processor families, optimize the specification and identify system bottlenecks. The AI Processor Generator currently supports the entire ARM and PowerPC processor families. Additional support is planned for DSP and x86 architectures. The generator is available for viewing and experimenting at the ARM Techcon on October 17-18, 2018 in San Jose, CA.

“Selecting the right processor, configuring multi-cores and establishing the right topology is very challenging for the new breed of systems,” says Deepak Shankar, Founder of Mirabilis Design. “Acquiring boards and loading software on each processor instance is expensive; emulators, RTL and cycle-accurate models take a long time to simulate and are not easily available; virtual prototypes do not provide timing accuracy; while analytical models cannot handle the complex traffic patterns. AI technology has evolved and enabled us to take a spreadsheet input and generate a processor model that is fast, accurate and visual.”

Mirabilis Design has used Artificial Intelligence to identify patterns in over 100 processors. Using these patterns, VisualSim AI Processor Generator has created a unique input spreadsheet. Using this input and the learning algorithm database loaded into the generator, existing and future processors models are generated. Data for the input spreadsheet is available in the vendor datasheet. The generated model supports variable processor pipelines, SIMD/MIMD, multi-thread, multi-level cache hierarchy, coherency, heterogeneous execution units, buffers and bus interfaces. The generated model has over 150 statistics for cache hit-ratio, stalls and utilization. The processor has probes to trace pipeline execution sequence, prefetch requests, interrupts and preemption.

Mirabilis Design has generated models for over 45 processors including

  • ARM: Cortex R4; Cortex M0, M1, M2, M3 and M4; A7, A9 and Cortex A8, A9; A53, A72 and A76
  • PowerPC: e500 and e600 cores: IBM Power 7, 8; and NXP- 7410, 8548, 750, 7447A, 8641D
  • Coldfire: MCF5307BUM, MCF5475RM Floating Point Unit
  • RISC-V
  • Drive-PX

VisualSim Artificial Intelligence-driven Processor Generator has been available for the last six months to a limited number of current Mirabilis Design users. Commercial shipment will start in late October. The AI processor generator is available as an add-on to VisualSim Architect 18.3, the modeling and simulation platform. This product is used extensively in designing products from aircraft avionics to adventure cameras; and processors to safety critical systems. VisualSim Architect 18.2 is available on Windows, Linux, and MAC OS.

About Mirabilis Design

Mirabilis Design, a Silicon Valley company, designs cutting edge software solutions that identify and eliminate risks in product performance. Its flagship product, VisualSim Architect is a system-level modeling, simulation, and analysis environment that relies on libraries and application templates to vastly improve model construction and time required for analysis. The seamless design framework facilitates designers to work on a design together, cohesively, to meet an intermeshed time and power requirements. It is typically used for maximum results, early in the design stage, parallel to the development of the product’s written specification. It precedes implementation stages - RTL, software code, or schematic – rendering greater design flexibility.



Contacts: 

Deepak Shankar
Mirabilis Design Inc.
Email Contact

Mirabilis Design Inc.
1159 Sonora Ct, Suite 116
Sunnyvale, CA 94086
408-245-8992




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise