New Mentor automotive-grade ATPG technology targets zero-defect IC test to drive ISO 26262 compliance

- Detects defects at the transistor and interconnect levels often missed by traditional test patterns and fault models

WILSONVILLE, Ore., Oct. 29, 2018 — (PRNewswire) —  Mentor, a Siemens business, today announced the availability of automotive-grade automatic test pattern generation (ATPG) technology for its Tessent™ TestKompress™ software. The new technology includes a suite of fault models and test pattern generation applications that target defects in ICs at the transistor and interconnect levels – in the process helping customers capture defects that would otherwise go undetected with traditional methodologies. ISO 26262 reliability requirements demand zero defective parts per million (DPPM), and Tessent TestKompress Automotive-grade ATPG substantially assists the makers of digital ICs in achieving this goal.

Mentor Graphics logo. (PRNewsFoto/Mentor Graphics Corporation) (PRNewsFoto/MENTOR GRAPHICS CORPORATION)

Leveraging the proven layout-based design and library cell models used by the Tessent Diagnosis tool, together with advanced critical area analysis (CAA) of the defect locations, users can automate the generation of manufacturing test patterns that effectively target defects at the transistor level inside cells, between adjacent cells, and in the interconnect based on critical area.

Published manufacturing test results demonstrate that these new Tessent TestKompress pattern types uniquely detect defects. By integrating all of these technologies into the Tessent TestKompress test pattern generation tool, users can reach DPPM levels that would otherwise only be possible by combining ATPG patterns with extremely expensive functional or system-level tests.

"With the automotive-grade ATPG capability in Tessent TestKompress, we have been able to detect defects that were not otherwise captured," said Peter Maxwell, IEEE fellow and senior member of the Technical Staff at ON Semiconductor. "We have found that the bridge component alone reduces scan-related DPPMs by more than 700 compared even to cell-aware patterns, and cell-neighborhood patterns can be used to reduce DPPMs even further. In the automotive environment of defects per billion, even defects with low probability of occurrence need to be targeted in manufacturing test."

The automotive-grade ATPG capability in the Tessent TestKompress product is a result of more than 10 years of research in cell-aware test and modeling, and has been developed in collaboration with foundries, fabless companies and integrated device manufacturers (IDMs). The value of the discrete automotive-grade ATPG technologies has been documented in several technical publications, and demonstrated on millions of tested devices representing mature planar process nodes, as well as state-of-the-art FinFET processes.

"With the adoption of FinFET processes and 3D transistor structures, we see new failure modes that must be addressed by IC testing," said Brady Benware, senior marketing director for the Tessent product family at Mentor, a Siemens business. "Simultaneously, there are more entrants to the automotive and other IC markets that must meet automotive-grade quality requirements. This increases the need for manufacturing test patterns that detect a thorough range of defects. The automotive-grade ATPG capability in Tessent TestKompress allows digital IC makers to increase manufacturing test quality while minimizing manufacturing test cost."

By combining automotive-grade ATPG with embedded deterministic test (EDT) compression and VersaPoint™ test points, TestKompress users can meet both cost and test-quality requirements. Tessent TestKompress Automotive-grade ATPG can be combined with Tessent Diagnosis cell-aware and layout-aware diagnosis for a complete end-to-end defect detection and diagnosis solution. All Tessent products are part of the Mentor Safe program and qualified for all ASIL ISO 26262 projects with a complete set of certified ISO 26262 documentation.

ON Semiconductor and other customers will present their experience using Tessent TestKompress with Automotive-grade ATPG during the International Test Conference (ITC) October 30 - November 1, 2018, Phoenix Convention Center, Phoenix, AZ.

To learn more about automotive-grade ATPG technology in the Tessent TestKompress product, visit https://www.mentor.com/products/silicon-yield/products/testkompress.

Contact for journalists
Jack Taylor
Phone: (512) 560-7143; Email: Email Contact

Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world's most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.

Mentor Graphics, Mentor, Tessent and TestKompress are trademarks or registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owner.

 

 

Cision View original content to download multimedia: http://www.prnewswire.com/news-releases/new-mentor-automotive-grade-atpg-technology-targets-zero-defect-ic-test-to-drive-iso-26262-compliance-300739007.html

SOURCE Mentor, a Siemens business

Contact:
Company Name: Mentor, a Siemens business
Web: http://www.mentor.com





Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Test and Measurement System Architect for Xilinx at San Jose, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise