Magwel Announces Addition of Innovative Dynamic CDM Simulation to Their ESD Verification Suite

SAN JOSE, Calif. — (BUSINESS WIRE) — October 29, 2018 — Magwel®, a leading provider of ESD protection network verification software, announces its Charged Device Model (CDM) ESD simulation tool. Magwel’s CDM software uses its innovative FastCDM™ Engine to predict CDM discharge events using dynamic simulation. CDM has become an increasingly important issue for IC designers, especially for advanced process nodes due to larger packages, more sensitive devices and narrower wires. Chips with CDM problems can fail during handling or in the field, leading to costly recalls and low yield. Magwel’s CDM helps avert CDM issues during chip design and sign-off, well before production. Catching potential CDM issues early is an important way of improving final chip quality.

CDM discharges occur after electric charge builds up on the package and large metal structures on the die. Once a ground path is created it can be difficult to predict where the current will flow. Current can flow through almost any path in the chip, and potentially reach and damage many devices. Magwel’s CDM uses solver based extraction to create a highly accurate model of the large nets in a design. On-chip or off-chip inductances and capacitances, including decoupling and blocking capacitances, are added. Complex current flows of stored charge though triggered devices are calculated.

Magwel’s CDM reports over-voltage, over-current, EM violations and voltages on wires and voltages across devices.

Dynamic simulation with support for snap back models and multiple parallel discharge paths reduces the number of false errors, making error diagnosis more efficient. These capabilities have already been field proven with Magwel’s existing HBM simulation tool, ESDi®. Cross power domain checks are also performed.

Dynamic simulation is the most accurate method of understanding voltage overstress on protected devices in the IO ring and core. Magwel’s FastCDM engine offers high performance and accurate transient results. Traditional simulation methods are too slow for larger advanced node SOCs and have difficulty with TLP models typically used to model ESD devices.

“Magwel’s CDM tool is designed for experienced ESD engineers and is also suitable for use by design engineers,” says Dündar Dumlugöl, Magwel CEO. “We have spent a lot of time looking at the CDM problem and have built a solution that can be deployed easily to ensure tape-out success and improve yield.”

Magwel offers 3D field solver based analysis and design solutions for digital, analog/mixed-signal, power management, automotive, and RF semiconductors. Magwel software products address power device design with Rdson extraction and electro-migration analysis, ESD protection network simulation/analysis, latch-up analysis and power distribution network integrity with EMIR and thermal analysis. Leading semiconductor vendors use Magwel’s tools to improve productivity, avoid redesign, re-spins and field failures.

©2018 Magwel NV. All rights reserved Magwel, PTM, PTM-TR, PTM-ET, ESDi, FastCDM, Fast3D and the Magwel logo are trademarks of Magwel NV.


Tom Simon
Email Contact

Review Article Be the first to review this article
Featured Video
More Editorial  
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Trends in the Semiconductor Design Ecosystem
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Arteris IP Extends IP-XACT to UVM Testbenches
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Specification Automation for Designers
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Design Verification Engineer II for Synopsys, Inc. at Mountain View, California
Upcoming Events
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
SEMICON Southeast Asia 2021 Hybrid Event at Setia SPICE Convention Centre Penang Malaysia - Aug 23 - 27, 2021
SEMI Europe Summit at Online, Central European Time Germany Germany - Sep 1 - 3, 2021
7th International Conference on Sensors & Electronic Instrumentation Advances (SEIA' 2021) at Palma de Mallorca, Mallorca balearic islands) Spain - Sep 14 - 16, 2021

© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise