Sital’s Enhanced Reliability FPGA IP powers NASA’s GEDI on board communications

On December 5, 2018 --  NASA has successfully launched the Global Ecosystem Dynamics Investigation (GEDI) Lidar to the International Space Station (ISS).

GEDI is equipped with on board communication between its internal electro-optic Lidar sensors and with a data and control link to the ISS, all done over safe MIL-STD-1553B. The selection of MIL-STD-1553B communication was made due to its robust and real-time fashion along with it’s ability to execute in harsh environments.

100% of GEDI internal and external MIL-STD-1553B links are implemented with the Sital BRM1553ERL FPGA IP Core. The Sital BRM1553ERL is a space grade FPGA IP core qualified by NASA and has specialized built in mechanism to handle harsh radiation environments with direct impact on electronics and memory behavior.

“We are thrilled and honored to help power GEDI’s on board communications and help researching earth’s green lungs”, said Ilan Hayat, VP Business Development and Sales at Sital. “For years NASA has been relaying on Sital’s advanced capabilities in MIL-STD-1553B communication and the being integrated on 100% of GEDI’s modules is a strong vote of confidence. Sital is fully committed to enabling space and earth exploration missions with cutting edge databus communication at affordable prices”

For more info on the GEDI please visit: https://www.forbes.com/sites/marshallshepherd/2019/01/26/star-wars-has-lightsabers-nasa-has-gedi-for-our-forests-and-climate/#3d891983b5e1
For more info on the Sital space qualified 1553 FPGA IP please visit:  https://sitaltech.com/products-main-page/space-grade-1553-ip-cores/




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating IP and SoC Development
Jobs
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Business Operations Planner for Global Foundaries at Santa Clara, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Electronics Engineer for Lockheed Martin at Sunnyvale, California
SoC Physical Design Engineer for Qualcomm at Austin, Texas
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
True Circuits PHY



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise