Weebit Nano and the Technion collaborate on ‘Real Processing in Memory’ project using SiOx ReRAM

February 11, 2019 -- Weebit Nano (ASX: WBT), the semiconductor company seeking to develop and commercialise the next generation of memory technology, and the Technion (Israel Institute of Technology) agreed to examine the possible use of ReRAM memories in a novel computing architecture that could speed up processing, memory transfer rate and memory bandwidth, and decrease processing latency – while using much less power.

Weebit Nano and a team at the Technion, led by Professor Shahar Kvatinsky, a pioneer in the field of circuits and architectures with emerging memory technologies and design of energy efficient architectures, will perform characterisation and implementation of logic operations using Weebit’s SiOx ReRAM test chips, demonstrating basic logic operations on a ReRAM array using the Technion’s MAGIC (Memristor Aided Logic) technique implementing ‘Real Processing in Memory’, or Real PIM.

Although ReRAM technology is targeted for next generation memory devices, there is a huge potential for ReRAM to be used as logic circuits to revolutionise current computing architectures. Traditional computing architectures (’von Neumann’ architectures) have a clear distinction between processing and memory. The memory component and the central processing unit (CPUs) are separate devices, with the memory serving only as ’dumb’ storage from which the CPU reads and writes. These ’read’ and ’write’ transactions require significant amounts of time and energy, increasing the power consumption of the chip and being relatively slow.

However, Real PIM uses ReRAM elements as ‘logic gates’, allowing the computer to perform logical operations inside the memory on the same devices that store data, that is, the computer can perform computation inside the ReRAM arrays rather than in the CPU. This is much faster and uses up to 1,000-times less power by avoiding the need to export and import data between the memory chip and CPU.

Prof. Shahar Kvatinsky, said: “We, at the Technion, have been investigating Real Processing-in-Memory for several years. Our MAGIC technique utilises the unique characteristics of emerging memories such as ReRAM where the same cells can be used for both memory and logic. We are very proud to co-operate with Weebit, a leader in the ReRAM domain, on this research and to use their test chips as the basis for the research.”

Coby Hanoch, CEO of Weebit Nano, said: “Weebit is constantly looking for opportunities to utilise our ReRAM in the most advanced and innovative fields. We believe that ReRAM, in addition to being the next generation memory element, will also be a part of the computing revolution enabling novel architectures mixing logic and memory to allow significantly power efficient Real Processing-In  computing. We believe that by collaborating on this with the Technion, one of the leading research institutes in this domain, we can better prepare for yet another use for our unique SiOx ReRAM technology.”




Review Article Be the first to review this article
Featured Video
Editorial
Roberto FrazzoliEDACafe Editorial
by Roberto Frazzoli
A quick look at the 2021 Linley Fall Processor Conference
More Editorial  
Latest Blog Posts
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
An Update on Functional Safety and ISO 26262
Vincent ThibautArteris IP Blog
by Vincent Thibaut
Why Automate Traceability?
Jobs
Business Operations Planner for Global Foundaries at Santa Clara, California
Senior Staff Field Application Engineer for Global Foundaries at Santa Clara, California
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Staff SerDes Applications Design Engineer for Xilinx at San Jose, California
Upcoming Events
RISC-V Summit 2021 - Virtually or in-person at Moscone Center West Hall 747 Howard St San Francisco CA - Dec 6 - 8, 2021
Where is the Functional Safety Standard and Why Adopt It? at Design Automation Conference Moscone West, Room 3001 San Francisco CA - Dec 6, 2021
Semicon West Hybrid 2021 at Moscone North and South San Francisco, CA - Dec 7 - 9, 2021
67th Annual IEEE International Electron Devices Meeting at Hilton San Francisco Union Square hotel San Francisco - Dec 11 - 15, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise