MEDIA ALERT: DVCon Panel to Explore How AI/Deep Learning will Reshape the Verification Landscape

LOUISVILLE, Colo., Feb. 13, 2019 (GLOBE NEWSWIRE) --

WHO: The 2019 Design and Verification Conference and Exhibition ( DVCon) U.S. panel

WHAT: “Reshaping the Verification Landscape or Business as Usual?” will examine how AI and deep learning will reshape the verification landscape

WHEN: Wednesday, February 27, from 1:30 p.m. until 2:30 p.m.

WHERE: Oak/Fir Room, DoubleTree Hotel, San Jose, Calif.

The panel, moderated by Jean-Marie Brunet, senior director of marketing Emulation Division at Mentor, a Siemens Business, will outline challenges facing AI chip architects and verification engineers and determine whether machine learning approaches can be implemented in verification tools.

Panelists are:
Raymond Nijssen
Vice President and Chief Technologist
Achronix Semiconductor Corp.

Alex Starr
AMD Senior Fellow

Rob Aitken
Arm Research Fellow

Ty Garibay
Vice President of Hardware Engineering

Saad Godil
Director of Applied Deep Learning Research

For the complete DVCon U.S. 2019 schedule, including a list of tutorials, short workshops, panels, sponsored luncheons and events, visit To view the videos from the DVCon U.S. 2018 Accellera Day tutorials, visit

About DVCon
DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. In response to global interest, in addition to DVCon U.S., Accellera also sponsors events in China, Europe and India. For more information about Accellera, please visit

Follow DVCon at:
Twitter: @dvcon_us or #dvcon_us to comment

For more information, contact:
   Barbara Benjamin
   HighPointe Communications


Review Article Be the first to review this article

Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Senior Software Architect Internet for EDA Careers at San Jose, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020

© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise