Xpeedic's IRIS Qualified on GLOBALFOUNDRIES 12LP Process for High-Performance Applications

Cupertino, CA. — Feb 20, 2019 — Xpeedic Technology, Inc. today announced that its 3D full-wave electromagnetic (EM) simulation tool, IRIS, has been qualified on GLOBALFOUNDRIES' 12nm Leading-Performance (12LP) process technology. This qualification enables designers to run IRIS with confidence using the certified IRIS process file available on GF’s 12LP FinFET semiconductor manufacturing process.

GF’s 12LP technology provides as much as a 10 percent improvement in logic circuit density and more than a 15 percent improvement in performance over 14nm FinFET solutions, satisfying the processing needs of the most demanding compute-intensive applications from artificial intelligence and virtual reality to high-end smartphones and networking infrastructure.

“Accurate EM simulation tools are critical for successful first design pass for our clients’ compute-intensive applications,” said Richard Trihy, vice president, Design Enablement at GF. “The qualification of Xpeedic’s EM tool provides designers predictable EM simulation results for advanced process technologies.”

“We are very pleased that IRIS is able to achieve excellent correlation with measurement and thus qualified for GF’s 12LP process,” said Dr. Feng Ling, CEO of Xpeedic Technology, “As GF FDXcelerator and RFwave member, Xpeedic will continue the collaboration with GF on various process technologies to help our mutual clients with innovative solutions and services.”

The electromagnetic qualification program by GF ensures that every EM tool qualified by the program meets GF’s highest quality standards. With this qualification, IC designers can choose their preferred EM simulation tool, and its corresponding process file, to ensure their design confidence and reduce time-to-market.

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Ansys’ John Lee on Cultivating Trust within his Team
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
The Role of the Portable Stimulus Standard in VLSI Development
Jobs
Hardware Development Engineer - (PCB) for Cisco Systems Inc at Austin, Texas
Senior Staff Engineer for Samsung Electronics at San Jose, California
Design Verification Engineer for Blockwork IT at Milpitas, California
RF Design Engineer for Blockwork IT at San Francisco, California
Advanced Mechanical Engineer for General Dynamics Mission Systems at Marion, Virginia
Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey
Upcoming Events
Advanced Semiconductor Manufacturing Conference (ASMC) 2024 at Hilton Albany Albany NY - May 13 - 16, 2024
SEMICON Southeast Asia 2024 at MITEC Kuala Lumpur Malaysia - May 28 - 30, 2024
3D & Systems Summit - Heterogeneous Systems for the Intelligently Connected Era at Hilton Dresden Hotel An der Frauenkirche 5, 01067 Dresden Germany - Jun 12 - 14, 2024
2024 IEEE Symposium on VLSI Technology & Circuits at HILTON HAWAIIAN VILLAGE HONOLULU HI - Jun 16 - 20, 2024



© 2024 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise