Cadence Drives Release of Alternative EVS Codec Implementation in 3GPP

New codec enables up to 1.6X performance improvement and better battery life for mobile communications applications

SAN JOSE, Calif. — (BUSINESS WIRE) — February 25, 2019 — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that it initiated and drove the standardization within 3GPP of an alternative fixed-point Enhanced Voice Services (EVS) codec reference implementation using updated basic operators. 3GPP, a global initiative that provides complete system specifications for cellular telecommunications network technologies, has adopted and released the new codec, which enables more efficient processing and improves battery life by leveraging modern DSP architectures with 64-bit accumulators, single instruction, multiple data (SIMD) and very long instruction word (VLIW) technologies. As part of this effort, Cadence also updated the basic operators incorporated in the underlying ITU Software Tools Library (STL2018), which serves as the foundation upon which 3GPP reference codecs are built. Next-generation codecs can now utilize these new basic operators for faster time to market and better energy efficiency.

Cadence developed the instruction set architecture for its Tensilica® HiFi 3z DSP in parallel with the development of these updated basic operators and the alternative EVS codec, resulting in the HiFi 3z DSP featuring an extremely efficient pairing of hardware and software. As a result, the HiFi 3z DSP offers a 1.6X improvement in million cycles per second (MCPS) as compared to the HiFi 3 DSP running the original EVS codec in Super Wideband mode—enabling lower power and longer battery life. Utilizing the new codec, the HiFi 3 DSP offers a 1.2X improvement in MCPS in Super Wideband mode.

“For more than two years, Cadence has taken a leadership role in 3GPP to drive the development, adoption and release of an alternative version of the EVS codec that takes advantage of modern DSP architectures,” stated Larry Przywara, group director of marketing, Tensilica audio/voice IP at Cadence. “Our smartphone-OEM and mobile semiconductor customers have already licensed this codec for their upcoming HiFi 3z DSP-based products. Cadence thanks 3GPP Working Group SA4 for their efforts to standardize this alternative version.”

The alternative EVS codec reference code is available for download from the 3GPP website.

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence® software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective holders.



Contact:

Cadence Newsroom
408-944-7039
Email Contact




Review Article Be the first to review this article
 Advanced Asembly

Featured Video
Editorial
More Editorial  
Latest Blog Posts
Colin WallsEmbedded Software
by Colin Walls
Variable declarations in C – plenty of pitfalls
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
AUGER: Celebrating Our Users
2021 EDACafe PredictionsEDACafe Editorial
by 2021 EDACafe Predictions
Atmosic Technologies Electronics Design Industry Predictions
Jobs
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
ASIC Engineer for Amazon at seattle, Washington
Technical Product Manager- SISW-EDA 238452 for Siemens AG at Fremont, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Upcoming Events
DVCon U.S. 2021 at Virtual - Mar 1 - 4, 2021
IPC APEX EXPO 2021 Goes Virtual at - Mar 8 - 12, 2021
ISQED'21 - 22nd International Symposium at POB 607 Los Altos CA - Apr 7 - 9, 2021
ADAS Sensors 2021 at The Henry Hotel 300 Town Center Drive Dearborn MI - Apr 7 - 8, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise