inTEST Reports 2018 Fourth Quarter & Year-End Financial Results

MOUNT LAUREL, N.J., March 07, 2019 (GLOBE NEWSWIRE) -- inTEST Corporation (NYSE American: INTT), an independent designer, manufacturer and marketer of thermal management products and semiconductor automatic test equipment (ATE) interface solutions, today announced financial results for the quarter and full year ended December 31, 2018.

2018 Fourth Quarter Summary

($ in Millions, except per share amounts) Three Months Ended
  12/31/2018 9/30/2018 12/31/2017
Total Bookings$18.4 $20.0 $21.8 
Total Bookings excluding Ambrell$11.6 $13.2 $15.6 
          
Non-Semi Bookings - $$7.6 $9.4 $11.7 
Non-Semi Bookings - % of Total Bookings 41%  47%  54% 
          
Net Revenues$18.4 $20.2 $19.4 
Net Revenues excluding Ambrell$11.5 $13.3 $12.7 
          
Non-Semi Net Revenues - $$8.1 $8.7 $11.4 
Non-Semi Revenues - % of Total Revenues 44%  43%  59% 
          
Gross Margin - $$9.0 $10.1 $9.7 
Gross Margin - % 49%  50%  50% 
          
Net Loss (GAAP) (1)(2)$(0.8) $(0.6) $(4.6) 
Net Loss per diluted share (GAAP) (1)(2)$(0.08) $(0.05) $(0.44) 
                   
Adjusted Net Earnings (Non-GAAP) (2)(3) $ 2.3   $ 2.8   $ 3.2  
Adjusted Net Earnings per diluted share (Non-GAAP) (2)(3) $ 0.23   $ 0.27   $ 0.31  
       
Adjusted EBITDA (Non-GAAP) (2)(3) $ 2.8   $ 3.8   $ 3.5  
       
  As of
  12/31/2018 9/30/2018 12/31/2017
Cash and cash equivalents $ 17.9   $ 14.2   $ 13.3  

1 | 2 | 3 | 4 | 5 | 6  Next Page »



Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Test and Measurement System Architect for Xilinx at San Jose, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
Pre-silicon Design Verification Engineer for Intel at Santa Clara, California
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
ASIC Engineer for Juniper Networks at Sunnyvale, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise