Latest Release of Synopsys' Design Compiler NXT is Ready for Broad Availability

Early Adopters Realizing Up to 2X Faster Runtime, 10% Improved QoR, and Tight Correlation to IC Compiler II

MOUNTAIN VIEW, Calif., March 13, 2019 — (PRNewswire) —

Highlights:

  • Synopsys Design Compiler NXT incorporates innovative and efficient optimization engines delivering faster runtime and improved power and timing QoR
  • Advanced-node support, including common libraries and aligned RC extraction with IC Compiler II, delivers extremely tight correlation at 5nm and beyond
  • Early adopters cite plug-and-play deployment and significant productivity and QoR benefits

Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of Design Compiler® NXT, the latest innovation in the Design Compiler family of RTL synthesis products. Early adopters have deployed the new technologies in their design flows and are realizing faster runtimes and very tight correlation with Synopsys' IC Compiler II place-and-route system, leading to shorter, more convergent design cycles. In addition, power and timing quality of results (QoR) improvements are enabling them to develop more competitive products for markets such as artificial intelligence (AI), 5G, and autonomous transportation.

"Increasing product complexity and performance targets are driving AMD's need for predictable and efficient design flows that can enable high-performance designs. To help achieve these goals, we are collaborating with Synopsys on new technologies designed to accurately estimate RC and timing in synthesis and help improve prediction of place-and-route results," said Rajit Seahra, senior fellow of physical design methodology at AMD. "With Synopsys Design Compiler NXT, we are beginning to see significant improvement in RC and timing correlation to IC Compiler II, in addition to runtime speed-up and better timing QoR. We have started to deploy Design Compiler NXT technologies and anticipate it will enable a highly convergent design flow and help AMD bring difficult designs to market faster."

New optimizations in Design Compiler NXT include power-driven mapping and structuring techniques, concurrent clock and data (CCD) optimization, and a new approach to distributed synthesis that does not sacrifice QoR. To deliver tight correlation and superior QoR at the most advanced process nodes, Design Compiler NXT shares a common library and advanced placement technologies with IC Compiler II, in addition to aligned RC, net topology, and density modeling.

"Our continued investment in the Design Compiler family of products has resulted once again in the delivery of breakthrough synthesis innovations," said Shankar Krishnamoorthy, senior vice president of engineering, Design Group at Synopsys. "Our customers seamlessly deploy Design Compiler NXT in their production flows and quickly realize the benefits of the runtime, QoR, and convergence improvements it delivers."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:

James Watts
Synopsys, Inc.
650-584-1635
Email Contact

 

Cision View original content: http://www.prnewswire.com/news-releases/latest-release-of-synopsys-design-compiler-nxt-is-ready-for-broad-availability-300811549.html

SOURCE Synopsys, Inc.

Contact:
Company Name: Synopsys, Inc.
Web: http://www.synopsys.com
Financial data for Synopsys, Inc.





Review Article Be the first to review this article
Aldec


Latest Blog Posts
Michelle Mata-ReyesAldec Design and Verification
by Michelle Mata-Reyes
ARM-based SoC Co-Emulation using Zynq Boards
Jobs
Salesforce Technical Lead   East Coast  for EDA Careers at Cherry Hill, New Jersey
Senior Software Architect Internet for EDA Careers at San Jose, California
Hardware Engineer, Board Design for Arista Networks at Santa Clara, California
Senior Account Managers… FORMAL VERIFICATION...VALLEY for EDA Careers at San Jose, California
Sr. Application Engineer for Mentor Graphics at Fremont, California
Upcoming Events
FLEX 2020 and MSTC 2020 at DoubleTree by Hilton 2050 Gateway Place San Jose CA - Feb 24 - 27, 2020
DVCon U.S. 2020 at DoubleTree Hotel San Jose CA - Mar 2 - 5, 2020
OFC 2020 - The Optical Networking and Communication Conference & Exhibition at San Diego Convention Center San Diego CA - Mar 8 - 12, 2020
DATE '2020 at ALPEXPO Grenoble France - Mar 9 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise