Creonic shows 100 Gbps Polar Decoder in International SENDATE-TANDEM Research Project

Kaiserslautern, Germany, April 10, 2019 – Creonic is pleased to announce its successful participation in the SENDATE-TANDEM (Tailored Network for Data Centers in the Metro) research project, which is a sub-project of the CELTIC SENDATE project. The project ended on March 31, 2019.

Creonic contributed to the development and demonstration of an advanced forward error correction (FEC) for future ultra high-speed fiber-based transport network architectures. The demonstrator consists of Xilinx Virtex Ultrascale+ FPGA, running a simulation chain with channel  emulation and optical loop back for real-time measurements of frame and bit error rate performance of polar codes. It features a list polar decoder with a throughput of 100 Gbps and less than 1 µs of latency.

The project volume of SENDATE is €72.8 millions. The SENDATE-TANDEM consortium consists of 27 partners located in France and Germany. Main industry partners are Nokia Bell Labs France/Germany (former Alcatel-Lucent), Orange, Gemalto, and Thales. The German partners receive funding from the Federal Ministry of Education and Research (BMBF) in Germany. 

For more information please visit the  SENDATE or  SENDATE-TANDEM project pages.

About Creonic

Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC, Turbo, Polar), modulation, and synchronization. The company offers the richest product portfolio in this field, covering standards like 5G, 4G, DVB-S2X, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at  www.creonic.com.

Contact

Senay Unal

Manager, Marketing & Sales

Email Contact

+49 631 3435 9886



Read the complete story ...


Review Article Be the first to review this article
DAC 2020

 True Circuits: Ultra PLL

Featured Video
Latest Blog Posts
Modesto (Mo) CasasGlobal Business in EDA
by Modesto (Mo) Casas
The Contingent Purchase Order Reassures Buyer and Seller
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
Meet the New Cylynt, Fighting Software Piracy Around the Globe
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Smart Assembly of SoC Designs
Jobs
Digital Design ASIC Manager for EDA Careers at RTP, North Carolina
Senior Analog Design Engineers #5337 for EDA Careers at EAST COAST, California
Senior Physical Design/Layout Engineer for EDA Careers at EAST COAST, California
Senior Application Engineer Formal Verification for EDA Careers at San Jose and Austin, California
Upcoming Events
57th Design Automation Conference 2020 at San Francisco CA - Jul 19 - 23, 2020
SEMICON West 2020 - Virtual Event at - Jul 20 - 23, 2020
Semicon Southeast Asia 2020 at MITEC Kuala Lumpur Malaysia - Aug 11 - 13, 2020
Drive World Conference & Expo at Santa Clara Convention Center Santa Clara CA - Aug 11 - 13, 2020
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits:



© 2020 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise