Synopsys Announces Industry's First DDR5 NVDIMM-P Verification IP for Next-generation Storage-class Memory Designs

Native SystemVerilog VIP Features Built-in Coverage, Verification Planning, Memory-aware Debug, and Performance Analysis

MOUNTAIN VIEW, Calif., May 1, 2019 — (PRNewswire) —   Synopsys, Inc. (Nasdaq: SNPS) today announced the availability of the industry's first verification IP (VIP) for Non-Volatile Dual In-line Memory Module (NVDIMM-P) for DDR5/4. NVDIMM-P is the next-generation storage-class memory for enterprise applications ranging from big data, storage, and in-memory databases, to real-time processing; with challenging requirements of performance, security, and endurance, as well as persistence, reliability, and uptime of memory. Synopsys VC VIP for NVDIMM-P enables the design of next-generation memory devices with ease-of-use, fast integration, and optimum performance, resulting in accelerated verification closure.

"Samsung is working to develop a strong ecosystem for NVDIMM-P, providing storage-class memory solutions with best-in-class performance, persistence, and endurance," said Jinman Han, senior vice president of Memory Product Planning and Application Engineering Team at Samsung. "Through our close collaboration with Synopsys to develop the next-generation memory technologies, we enable mutual customers to successfully adopt the latest memory solutions."

NVDIMM-P is a two-in-one hybrid memory technology with non-volatility and persistence of Flash, and speed, performance, and endurance of DRAM. Synopsys VC VIP for NVDIMM-P uses a next-generation native SystemVerilog Universal Verification Methodology (UVM) architecture that enables ease of integration within existing verification environments to accelerate time to first test. VC VIP for NVDIMM-P is natively integrated with Synopsys' Verdi® Protocol and Performance Analyzer. Built-in coverage and verification plans are also provided for faster verification closure.

"Synopsys offers comprehensive DRAM and Flash memory verification solutions for all existing and next-generation technologies, including DDR5, LPDDR5, DFI 5.0, HBM3, 3DS, MRAM, and now NVDIMM-P," said Vikas Gautam, vice president of R&D for the Synopsys Verification Group. "By working closely with standard organizations and memory vendors to deliver and deploy first-in-industry customer-proven solutions, we enable the market makers to adopt the latest memory technologies rapidly."

Availability

Synopsys VC VIP for NVDIMM-P for DDR5/4 is available today as early access.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Editorial Contact:
James Watts
Synopsys, Inc.
650-584-1625 
jwatts@synopsys.com

 

Cision View original content: http://www.prnewswire.com/news-releases/synopsys-announces-industrys-first-ddr5-nvdimm-p-verification-ip-for-next-generation-storage-class-memory-designs-300841583.html

SOURCE Synopsys, Inc.

Contact:
Company Name: Synopsys, Inc.
Web: http://www.synopsys.com
Financial data for Synopsys, Inc.




Review Article Be the first to review this article
Aldec

 Advanced Asembly

Featured Video
Latest Blog Posts
Bob Smith, Executive DirectorBridging the Frontier
by Bob Smith, Executive Director
You’re Invited! CEO Outlook May 18
Anupam BakshiAgnisys Automation Review
by Anupam Bakshi
Automating the UVM Register Abstraction Layer (RAL)
Jobs
Senior HID Sensor Algorithm Architect for Apple Inc at Cupertino, California
SerDes Applications Design Engineer for Xilinx at San Jose, California
ASIC Engineer for Juniper Networks at Sunnyvale, California
Circuit Design & Layout Simulation Engineer - Co-Op (Spring 2021) for Global Foundaries at Santa Clara, California
Principle Engineer (Analog-Mixed-Signal Implementation) for Global Foundaries at Santa Clara, California
Sr Engineer - RF/mmWave IC Design for Global Foundaries at Santa Clara, California
Upcoming Events
Virtual ASMC 2021 at United States - May 10 - 12, 2021
DVCon China 2021 at Shanghai China - May 26, 2021
CadenceLIVE Americas 2021 at United States - Jun 8 - 9, 2021
DesignCon 2021 at San Jose McEnery Convention Center San Jose, CA San Jose CA - Aug 16 - 18, 2021
Verific: SystemVerilog & VHDL Parsers



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise